Department Analog Secrets Your Subject Mother Never Told You

Similar documents
Designing Microphone Preamplifiers. Steve Green 24th AES UK Conference June 2011

Engineering Department More Analog Secrets Your Subject Mother Never Told You

Input Limiter for ADCs

Basic Compressor/Limiter Design with the THAT4305

Description. Output Stage. 5k (10k) - + 5k (10k)

AN-1106 Custom Instrumentation Amplifier Design Author: Craig Cary Date: January 16, 2017

6 db Differential Line Receiver

Programmable analog compandor

THAT1583. Low-Noise, Differential Audio Preamplifier IC

OBSOLETE. Microphone Preamplifier with Variable Compression and Noise Gating SSM2165

VERSATILE AUDIO AGC CIRCUIT Dave Kenward G8AJN

Low Cost Dual Balanced Line Receiver ICs

THAT Corporation APPLICATION NOTE 102

Description. Vbe MULTI- PLIER

Differential Amplifiers

AD8232 EVALUATION BOARD DOCUMENTATION

AN174 Applications for compandors SA570/571 SA571

Development of a Low-Cost Programmable Microphone Preamp Gain Control IC for Pro Audio Applications

Low Voltage Microphone Preamplifier with Variable Compression and Noise Gating SSM2167

High Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

Description OA3 RMS OUT. Figure 1. THAT4320 equivalent block diagram (QSOP-28 pin assignments shown)

UTC572M LINEAR INTEGRATED CIRCUIT YOUWANG ELECTRONICS CO.LTD PROGRAMMABLE ANALOG COMPANDOR DESCRIPTION ORDERING INFORMATION FEATURES APPLICATIOS

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

OBSOLETE. Low Cost Quad Voltage Controlled Amplifier SSM2164 REV. 0

Differential Amplifier : input. resistance. Differential amplifiers are widely used in engineering instrumentation

Balanced Line Receiver ICs

Improving Loudspeaker Signal Handling Capability

10-Bit µp-compatible D/A converter

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec

Microphone Preamplifier with Variable Compression and Noise Gating SSM2166 *

THAT1580. Low-Noise, Differential Audio Preamplifier IC

MIC915. Features. General Description. Applications. Ordering Information. Pin Configuration. Pin Description. Dual 135MHz Low-Power Op Amp

OBSOLETE. Self-Contained Audio Preamplifier SSM2017 REV. B

Linear IC s and applications

Zero Drift, Unidirectional Current Shunt Monitor AD8219

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Model 176 and 178 DC Amplifiers

Low Noise, Low Distortion INSTRUMENTATION AMPLIFIER

Low Cost, Balanced Line Receiver ICs

Description. minimal support circuitry. Fabricated in a controlled amplifiers (VCAs) are high-performance

Special-Purpose Operational Amplifier Circuits

INTEGRATED CIRCUITS. SA571 Compandor. Product specification 1997 Aug 14 IC17 Data Handbook

DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION. 500KHz, 18V, 2A Synchronous Step-Down Converter

High Common-Mode Voltage, Single-Supply Difference Amplifier AD8202

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

Self-Contained Audio Preamplifier SSM2019

SGM8908 Capless 3Vrms Line Driver with Adjustable Gain

Quad Picoampere Input Current Bipolar Op Amp AD704

UNIT - 1 OPERATIONAL AMPLIFIER FUNDAMENTALS

Micropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197

High Common-Mode Voltage, Single-Supply Difference Amplifier AD8202

Precision Micropower Single Supply Operational Amplifier OP777

Description. DIP Pin Number CEXT

High Common-Mode Voltage, Single-Supply Difference Amplifier AD8202

Low Cost, General Purpose High Speed JFET Amplifier AD825

Introduction to Op Amps

SGM89000 Capless 2Vrms Line Driver with Adjustable Gain

Quad Picoampere Input Current Bipolar Op Amp AD704

Description OA3 OA2. Figure 1. Block Diagram (pin numbers are for DIP only) Table 1. Ordering Information

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

Quad Picoampere Input Current Bipolar Op Amp AD704

ADA485-/ADA485- TABLE OF CONTENTS Features... Applications... Pin Configurations... General Description... Revision History... Specifications... 3 Spe

Constant Current Control for DC-DC Converters

Dual, High Voltage Current Shunt Monitor AD8213

ANP012. Contents. Application Note AP2004 Buck Controller

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering

1.8 V to 5 V Auto-Zero, In-Amp with Shutdown AD8563

Dimensions in inches (mm) .268 (6.81).255 (6.48) .390 (9.91).379 (9.63) .045 (1.14).030 (.76) 4 Typ. Figure 1. Typical application circuit.

AD8218 REVISION HISTORY

INA126. MicroPOWER INSTRUMENTATION AMPLIFIER Single and Dual Versions IN ) G V IN G = 5 +

Quad Audio Switch REV. B BLOCK DIAGRAM OF ONE SWITCH CHANNEL

Single-Supply, Rail-to-Rail Low Power FET-Input Op Amp AD822

EUA W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS. Typical Application Circuit

User s Manual ISL71218MEVAL1Z. User s Manual: Evaluation Board. High Reliability Space

Phase-locked loop PIN CONFIGURATIONS

University of Pittsburgh

250 MHz, General Purpose Voltage Feedback Op Amps AD8047/AD8048

CONNECTION DIAGRAMS TO-99 (H) Package. 8-Lead Plastic Mini-DIP (N) 8-Lead SOIC (R) Package and 8-Lead Cerdip (Q) Packages

THAT 2162 FEATURES APPLICATIONS. Description. Dual Pre-trimmed Blackmer Voltage Controlled Amplifier

V CC OUT MAX9945 IN+ V EE

2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps

1.8 V to 5 V Auto-Zero, In-Amp with Shutdown AD8553

Homework Assignment 03

Dual 2.6W Stereo Audio Amplifier

16 V Rail-to-Rail, Zero-Drift, Precision Instrumentation Amplifier AD8230

Scheme I Sample Question Paper

REV. D Ultralow Distortion High Speed Amplifiers AD8007/AD8008 FEATURES CONNECTION DIAGRAMS Extremely Low Distortion Second Harmonic 88 5 MHz SO

High Voltage, Low Noise, Low Distortion, Unity-Gain Stable, High Speed Op Amp ADA4898-1/ADA4898-2

150MHz phase-locked loop

EE 210 Lab Exercise #5: OP-AMPS I

Pin Assignment and Description TOP VIEW PIN NAME DESCRIPTION 1 GND Ground SOP-8L Absolute Maximum Ratings (Note 1) 2 CS Current Sense

Ultralow Power, Rail-to-Rail Output Operational Amplifiers OP281/OP481

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

V CC OUT MAX9945 IN+ V EE

LM148/LM248/LM348 Quad 741 Op Amps

140mW Headphone Amplifier with Unity-gain Stable

CEM3389 Voltage Controlled Signal Processor

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

TRANSDUCER INTERFACE APPLICATIONS

Transcription:

Engineering Department Analog Secrets Your Subject Mother Never Told You Name Address Les Tyler, Gary Hebert, Ros Bortoni, Bob Moses 123 rd AES Convention New York, October 2007

2 Seminar Outline New ICs Microphone preamplifiers Log math Balanced outputs Q & A Door prizes!

Department Subject Chapter Name Engineering New ICs Bob Moses Address 123 rd AES Convention New York, October 2007

4 New ICs THAT 2162 Dual VCA Pre-trimmed Current-in, current-out VCAs are completely independent QSOP-16 package $2.98 (1,000 s) -- $1.49 per channel Samples available now Production quantities this quarter (4Q07)

5 New ICs THAT 1280-Series Dual Balanced Line Receiver Three gain versions THAT 1280: 0dB (pin compatible w/ TI INA2134) THAT 1283: ±3dB THAT 1286: ±6dB (pin compatible w/ TI INA2137) SO-14 package $1.98 (1,000 s) -- $0.99/channel Samples available now Production quantities this quarter (4Q07)

Department Engineering Subject Chapter Name Address Mic Preamps Rosalfonso Ros Bortoni 123 rd AES Convention New York, October 2007

7 Mic Preamp Highlights One chip solution IN- R1 Wide gain range High bandwidth RG IN- RG1 RG2 U1 THAT1510 REF OUTPUT Low noise IN+ Low power IN+ Two gain options 1510: G = 1 + 10k/Rg (0dB min) 1512: G = 0.5 + 5k/Rg (-6dB min) Accepts +24dBu @ +/- 15V rails R2

8 Continuously Adjustable Gain Mic Preamp IN- Uses potentiometer (R3) to control gain 60dB+ gain IN- R1 range Output dc R3 offset changes with gain RG1 RG2 IN+ U1 THAT1510 REF OUTPUT IN+ Will thump if changed quickly R2

9 Cure Thump with a Capacitor C1 avoids output dc variations Sets dc gain to 1 IN- Avoids thump Disadvantages + PCB Area R1 R3 C1 IN- RG1 RG2 IN+ U1 THAT1510 REF OUTPUT Antenna (RFI) Cost of cap IN+ R2

10 Switched Gain Mic Preamp Uses switches to control gain 60dB+ gain range Output dc offset still changes with gain IN- IN- R1 R4 R5 R6 R7 R8 SW1 R3 RG1 RG2 IN+ U1 THAT1510 REF OUTPUT IN+ R2 Will click when gain is changed

11 Cure Click with a Capacitor C1 avoids output dc variations Sets dc gain to 1 IN- Avoids click Disadvantages R1 R4 R5 R6 R7 SW1 R3 IN- RG1 RG2 U1 THAT1510 REF OUTPUT Same as with pot R8 IN+ C1 IN+ R2

12 Mic Preamps Choosing the Cap First, choose minimum Rg based on max gain Second, choose highest allowed LF cutoff Then: Cg = 1 / (2πfRg) For max gain = +60dB & LF cutoff = 5Hz For 1510: Rg = 10Ω, Cg 3300μF For 1512: Rg = 5Ω, Cg 6800μF For max gain = +40dB & LF cutoff = 5Hz For 1510: Rg = 100Ω, Cg 330μF For 1512: Rg = 50Ω, Cg 680μF Etc.

13 Mic Preamp with Output Servo Reduces steady-state output offset Doesn t fix transient offset IN- Likely to click Adds PCB area Increases cost R1 R4 R5 R6 R7 R8 SW1 R3 IN- RG1 RG2 IN+ U1 THAT1510 REF R12 OUTPUT C3 IN+ U3 - R2 +

14 Mic Preamp with Input Servo Reduces steady-state output offset Reduces transient offset, too IN- Requires highperformance opamp R1 R4 R5 R6 R7 R8 SW1 R3 IN- RG1 RG2 IN+ U1 THAT1510 REF OUTPUT Low input IN+ offset voltage Low input bias current R2 R11 U2 C2 C5 + - R9 R10

15 Recommended Circuit for Digital Control Use C-MOS switches to change Rg Splitting Rg to minimize charge injection (pops) IN- R1 Rg1' Rg1" Rg2' Rg2" IN- RG1 RG2 U1 THAT1510 REF OUTPUT Rg3' Rg3" IN+ IN+ R2 1512 lowers charge injection pop by 6dB

16 Unbalanced Capacitance at Rg1, Rg2 Lowers CMRR @ HF Caused by PCB stray capacitances Different loading on Rg1 vs Rg2 Effect is surprisingly large

17 Common-Mode Gain vs. Freq., 1~10pf Imbalance

18 Common-Mode Gain vs. Capacitive Imbalance, 20kHz

Department Engineering Subject Chapter Name Address VCA/RMS & Log Math Les Tyler 123 rd AES Convention New York, October 2007

20 THAT VCAs, RMS, & Log Math (Very) basic Voltage Controlled Amplifiers (VCAs) (Very) basic RMS Detectors (Very) basic Analog Engines Cool log math simplifies designs using the above

21 Blackmer VCAs Offer Deci-Linear Control Linear control voltage causes Exponential gain (direct db control) Typically -100~+40dB ~ ±6mV per db gain Positive- & negativesense control ports Current in & out Singles: 2180/1-series SO-8 & SIP-8 Dual: 2162 QSOP-16

22 THAT Level Detectors Are Deci-Linear Logarithmic output Voltage (direct db) reading Good linearity over >60dB Current in, voltage out RMS-responding Time response mimics ear s time-weighting Less sensitive to phase shifts than peak or average. Single: 2252 C1 R1 IN SIP-8 20K 10uF SO-packages See Analog Engines THAT2252 OUT

23 Analog Engines : VCAs + RMS Detector Compressor/limiter on a single chip Versatile 4320/4301 Includes several opamps and other useful stuff Basic 4305/4315 Just VCA and RMS detector 4301/4305 28 1 27 26 25 23 21 20 18 V EE NC 16 THAT 4320S VCA IN 15 IN NC 14 OUT VCA EC+ EC- 12 EC- IN RMS OUT VCA OUT 13 OA3 2 3 4 6 7 8 9 CT EC+ 11 V CC/2 Buffer V PTAT 11 17 16 V REF NC 10 V CC GND VCC 9 15 13 14 High voltage (±15V) 4315/4320 Low voltage, low power (+5V, 1.6mA) IN IN VCA OUT EC+ EC- RMS CT OUT THAT 4315 1 2 3 4 5 6 7 8 NC RMS IN NC CT RMS OUT GND NC VEE

24 Analog Engines Are Deci-Linear, Too VCAs offer Deci-Linear control law Direct db control of gain Detectors offer Deci-Linear output law Direct db reading of RMS level Makes designing complex dynamics processors easy Compressors/Limiters Expanders/Gates Feedforward possible VCA control law matches RMS-detector output law Deci-Linear characteristic makes log-math useful for side chain design Easily produces repeatable, predictable results

25 VCA gain law: Linear Math Approach A V = e E 2V C T Detector output law: V OUT = 2V T ln(v inrms ) Linear math leads to exponentials & logs Combining these two theoretically predicts gain trajectory But, do you really want to deal with this math?

26 Log Math Approach Express signal levels as their db levels Express all gains in db VCA gain law: Detector output law: Adb = 166.7E c V OUT = 0.006 db RMS Log math reduces the exponentials and logs to simple, linear relationships Much easier to deal with!

27 Feedforward Processors Log Math We can combine the previous two equations, and get: db OUT = db IN + [ 166.7 (G 0.006 db IN )] = (1 G) db IN IN VCA DETECTOR G OUT Compression (Expansion) ratio is: dbin 1 = dbout (1 G) Sign of gain determines compress or expand Lots of variations possible Infinite compression Negative compression

28 Feedback Processors Log Math The VCA control voltage depends on the detector s level reading and G: IN VCA OUT E = G 0.006 C db OUT But, the output signal depends on the input and the VCA gain: G DETECTOR db = OUT = dbin + [166.7 ( G 0.006dBOUT)] dbin - GdBOUT Combining and rearranging, we can solve for the Compression (or Expansion) ratio: db db IN OUT = 1+ G Sign of gain G determines compress vs. expand Fewer variations are possible due to stability considerations Infinite compression is unstable!

29 Adding Thresholds Change G based on detector s output level Half-wave rectifier OA2/D1/D2 Vary dc offset (R7) before rectifier Changes the active region where detector s output passes to the VCA control port Corresponds to a db threshold

30 Controlling Ratio and Static Gain Vary control path gain (R8) Changes G (in the active region) Controls compression/ expansion ratio Vary dc offset (R12) after clamp circuit Changes static gain

31 See THAT s app notes for more detail AN101a: details about Log math involved AN100a: side-chain circuit details Compressor application Many others for more circuit ideas

Department Engineering Subject Name Address Balanced Outputs Gary Hebert 123 rd AES Convention New York, October 2007

33 Balanced Floating Output Drivers Imitate some aspects of output transformers High common-mode output impedance (several kω) Low differential output impedance Feedback minimizes common-mode output current (Iout+ = -Iout-) Output appears across two output terminals Whether or not one is grounded

34 Clipping Behavior Traditional designs can lose control over output current if clipped when one output is grounded CM feedback is lost Output current in grounded leg increases to current limit Can lead to distorted crosstalk Outsmarts CM feedback loop maintains control No current limiting Less sensitive PCB layouts

35 OutSmarts Demo Board Block Diagram THAT1646 AUDIO INPUT MAIN LEVEL (0-20dB Gain) TI DRV134 + - ADI SS2142 4-LED PEAK METER CROSS COUPLED TRIG OUTPUT Current Sensors MAIN OUTPUT 1 2 3 4 5 V MON OUTPUT I MON OUTPUT

36 Clipping Into Single-ended Loads THAT 1606/1646 Behavior Note: f IN = 1 khz, Z LOAD(+) = 10 kω, Z LOAD( ) = 0 Ω

37 Clipping Into Single-ended Loads SSM2142 Misbehavior Note: f IN = 1 khz, Z LOAD(+) = 10 kω, Z LOAD( ) = 0 Ω

38 Clipping Into Single-ended Loads DRV134/135 Misbehavior Note: f IN = 1 khz, Z LOAD(+) = 10 kω, Z LOAD( ) = 0 Ω

39 CMRR Depends on Impedance Ratios Wheatstone Bridge Models Balanced Driver/Receiver CMRR is high if ratios match CMRR degrades if Rcmo1/Rcmo2 g Rcmo1/Rcmo2 CMRR is unaffected by differential signal level

40 Signal Balance Signal Balance measures match of + and - output levels Using a perfectly balanced load Signal Balance affects only headroom Might affect crosstalk in multipair cables Does not affect CMRR

41 Discrete Balanced Floating Output Driver R1 R2 10K 11.1K U1 + R4 Vout+ R3 10K - R5 10K 47 R6 RLOAD+ R7 5K U2 + - C1 22pF R8 20K Vin R9 10K R10 10K R11 C2 10.9K 10pF R12 10K U3 + R14 Vout- R13 10K - R15 10K 47 R16 RLOAD- C3 R1, R11 deliberately increased (nominal 11kΩ) Ensures stability Lowers CM output impedance 22pF

42 Discrete Balanced Floating Output Driver R1 R2 10K 11.1K U1 + R4 Vout+ R3 10K - R5 10K 47 R6 RLOAD+ R7 5K U2 + - C1 22pF R8 20K Vin R9 10K R10 10K R11 C2 10.9K 10pF R12 10K U3 + R14 Vout- R13 10K - R15 10K 47 R16 RLOAD- C3 R8 is typically trimmed for best signal balance Compensates for resistor mismatches (e.g., R1/R11) But this is not the best solution 22pF

43 Signal Balance vs. Pot Rotation SBR = 20log((Vo+ + Vo-)/Vin) Load is 18 kω per output Null occurs at about 11.5% pot rotation

44 CMRR vs. Pot Rotation Same 18 kω loads (perfectly matched) CMRR null occurs at about 80% pot rotation CMRR after trim is 10 db worse than no trim at all

45 CMRR vs. Pot Rotation 10 MegΩ Zin CMRR vs. Pot Rotation with 10 MegΩ CM loads With InGenius input this isn t an issue

46 Signal Balance vs. Pot Rotation 10 MΩ Zin However, Signal Balance is unchanged with 10 MegΩ loads

47 THAT Output Driver ICs Trimming is complex let us do it for you 1646/06 include all required trims & adjustments

Department Subject Chapter Name Engineering Wrap Up Bob Moses Address 123 rd AES Convention New York, October 2007

49 Conclusions Secret #1: new ICs from THAT! Secret #2: Mic Preamps need dc stability Use capacitor in series with Rg Output servo is of limited benefit Input servo can work well, but is expensive Secret #3: For digital control, put analog switches inside split pairs of Rg Secret #4: Match stray loading on Rg pins Secret #5: Log math is easy and fun! Secret #6: Cross-coupled balanced outputs misbehave in some real world conditions Secret #7: OutSmarts delivers optimal performance under tortuous conditions