CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

Similar documents
& Y Connected resistors, Light emitting diode.

Experiment 3: Non-Ideal Operational Amplifiers

Experiment 3: Non-Ideal Operational Amplifiers

Lab 8. Speed Control of a D.C. motor. The Motor Drive

(1) Non-linear system

(CATALYST GROUP) B"sic Electric"l Engineering

Alternating-Current Circuits

Network Theorems. Objectives 9.1 INTRODUCTION 9.2 SUPERPOSITION THEOREM

Synchronous Machine Parameter Measurement

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Understanding Basic Analog Ideal Op Amps

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

Exercise 1-1. The Sine Wave EXERCISE OBJECTIVE DISCUSSION OUTLINE. Relationship between a rotating phasor and a sine wave DISCUSSION

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

Simulation of Transformer Based Z-Source Inverter to Obtain High Voltage Boost Ability

REVIEW QUESTIONS. Figure For Review Question Figure For Review Question Figure For Review Question 10.2.

Mixed CMOS PTL Adders

Study on SLT calibration method of 2-port waveguide DUT

Synchronous Machine Parameter Measurement

Experiment 3: The research of Thevenin theorem

CHAPTER 2 LITERATURE STUDY

Three-Phase Synchronous Machines The synchronous machine can be used to operate as: 1. Synchronous motors 2. Synchronous generators (Alternator)

Control of high-frequency AC link electronic transformer

High Speed On-Chip Interconnects: Trade offs in Passive Termination

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

Compared to generators DC MOTORS. Back e.m.f. Back e.m.f. Example. Example. The construction of a d.c. motor is the same as a d.c. generator.

A Novel Back EMF Zero Crossing Detection of Brushless DC Motor Based on PWM

Fuzzy Logic Controller for Three Phase PWM AC-DC Converter

AN ELECTRON SWITCH. by C. DORSMAN and S. L. de BRUIN.

Power System Stability Enhancement By UPFC Based Power Oscillation Damping Controller

5 I. T cu2. T use in modem computing systems, it is desirable to. A Comparison of Half-Bridge Resonant Converter Topologies

A Simple Approach to Control the Time-constant of Microwave Integrators

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

Module 9. DC Machines. Version 2 EE IIT, Kharagpur

Synchronous Generator Line Synchronization

To provide data transmission in indoor

Design and Modeling of Substrate Integrated Waveguide based Antenna to Study the Effect of Different Dielectric Materials

Safety Relay Unit. Main contacts Auxiliary contact Number of input channels Rated voltage Model Category. possible 24 VAC/VDC G9SA-501.

Math Circles Finite Automata Question Sheet 3 (Solutions)

EET 438a Automatic Control Systems Technology Laboratory 5 Control of a Separately Excited DC Machine

Lecture 16: Four Quadrant operation of DC Drive (or) TYPE E Four Quadrant chopper Fed Drive: Operation

Wireless Transmission using Coherent Terahertz Wave with Phase Stabilization

Open Access A Novel Parallel Current-sharing Control Method of Switch Power Supply

DP4T RF CMOS Switch: A Better Option to Replace the SPDT Switch and DPDT Switch

CVM-B100 CVM-B150. Power analyzers for panel

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Geometric quantities for polar curves

Products no longer available

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Research Letter Investigation of CMOS Varactors for High-GHz-Range Applications

Two-layer slotted-waveguide antenna array with broad reflection/gain bandwidth at millimetre-wave frequencies

TYPE N AND ON CARRIER REPEATERS-REPEATERED NIA HIGH-LOW TRANSISTORIZED REPEATER CONTENTS PAGE 1. GENERAL This section describes the physical and

Exponential-Hyperbolic Model for Actual Operating Conditions of Three Phase Arc Furnaces

10.4 AREAS AND LENGTHS IN POLAR COORDINATES

All-optical busbar differential protection scheme for electric power systems

Design Techniques for Low Power High Bandwidth Upconversion in CMOS

Design And Implementation Of Luo Converter For Electric Vehicle Applications

Proceedings of Meetings on Acoustics

TUTORIAL Electric Machine Modeling

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center

Experimental Application of H Output-Feedback Controller on Two Links of SCARA Robot

Analysis of circuits containing active elements by using modified T - graphs

Experiment 8 Series DC Motor (II)

Characterization of 3x3 and 4x4 multimode interference couplers in InP generic photonic integration technology

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

Two-electrode biopotential amplifier with current-driven inputs

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

A New Algorithm to Compute Alternate Paths in Reliable OSPF (ROSPF)

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

0-50 (with Circulated Air) EHDF G C2 -Y -30 Direction Valve Rated Flow Series Number Type of Mounting. L/min.

Extended InGaAs Photodiodes IG26-Series

0-50 (with Circulated Air) EHDF G C2 -Y -30 Direction Valve Rated Flow Series Number Type of Mounting. L/min.

Calculation of Off-Core Inductance in Dual-Circuit Model of Transformer

Multi-beam antennas in a broadband wireless access system

GEH-2024E Supersedes GEH INSTRUCTIONS MULTICONTACT AUXILARY RELAY. TYPE HFASl. www. ElectricalPartManuals. com. GENERAL fl ELECTRIC

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

Electronic Circuits I - Tutorial 03 Diode Applications I

Proposed Cable Tables for SAS2

DESIGN OF CONTINUOUS LAG COMPENSATORS

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Design of UHF Fractal Antenna for Localized Near-Field RFID Application

Letter. Battery-operated integrated frequency comb generator

Series AE W PFC INDUSTRIAL POWER SUPPLY

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

Fast-individual-harmonic-extraction technique

V O = a(v I - V B ) (EQ. 10) V B = V O Z 1 / (Z 1 + Z 2 ), I B = 0 (EQ. 11) V O = av I - az 1 V O / (Z 1 + Z 2 ) (EQ. 12)

Application Note. Differential Amplifier

ZTR250 ZTR500 FIXED 2.5 AND 5 VOLT 3-TERMINAL VOLTAGE REFERENCES ISSUE 4 - MARCH 1998 DEVICE DESCRIPTION FEATURES APPLICATIONS SCHEMATIC DIAGRAM

A COMPARISON OF CIRCUIT IMPLEMENTATIONS FROM A SECURITY PERSPECTIVE

Substrate Integrated Evanescent Filters Employing Coaxial Stubs

Pilot Operated Servo Proportional DC Valve Series D*1FP

Pilot Operated Proportional DC Valve Series D*1FB. Pilot Operated Proportional DC Valve Series D*1FB. D*1FBR and D*1FBZ

Pilot Operated Servo Proportional DC Valve Series D*1FP

Soft switched DC-DC PWM Converters

On the control of photovoltaic maximum power point tracker via output parameters

Engineer-to-Engineer Note

Performance Monitoring Fundamentals: Demystifying Performance Assessment Techniques

Transcription:

CHAPTER 3 AMPLIFIER DEIGN TECHNIQUE 3.0 Introduction olid-stte microwve mplifiers ply n importnt role in communiction where it hs different pplictions, including low noise, high gin, nd high power mplifiers. The high gin nd low noise mplifiers re smll signl low power mplifiers nd re mostly used in the receiver side where the signl level is low. The smll signl - prmeter cn e used in designing these low power mplifiers. The high power mplifier is used in the trnsmitter side where the signl should e t high level to cross the desired distnce. The intent of this chpter is to give n overview of some sic principles used in the nlysis nd design of the microwve trnsistor mplifier. 5

6 3. mll ignl Amplifier Design The design procedures for smll signl microwve mplifier consist of selecting the dc is point for the trnsistor, mesuring the -prmeters of the trnsistor, studying the stility, designing the input nd output mtching network to chieve the desired gols, uilding the mplifier, nd performing the mesurements. The dc is point of the trnsistor should e determined first. The selection of the dc quiescent for the trnsistor mplifier depends on the prticulr ppliction. Figure 3. shows trnsistor chrcteristics with four quiescent points locted t A, B, C, nd D. For low-noise, high power gin, high output power, or high efficiency pplictions, the quiescent point locted t A, B, C, or D receptively is recommended. A network s ehvior t microwve frequencies cn e chrcterized using the scttering prmeters (-prmeters). These prmeters re defined in terms of trviling wves. Figure 3. shows the incident nd reflected wves for two-ports network (common-source FET). The reltionship etween the -prmeters nd the incident nd reflected wves cn e expressed s follows. + + (3.) (3.) where, i nd i re the incident nd reflected wves respectively t port i nd cn e defined in terms of the voltge wve, s shown in equtions (3.3) nd (3.4):

300 50 0 7 i i V + ( Z ) 0.5 o V ( Z ) 0.5 o (3.3) (3.4) where, Z 0 is the reference impednce. 0.9 I D B VG5 Id (ma) C VG4 VG VG 0. I D A D VG 0 5 0 5 0 Vds (V) Figure 3. Chrcteristics nd recommended quiescent points for trnsistor mplifier

8 The -prmeters represent the trnsmission or reflection coefficients nd cn e otined s follows: 0 (input reflection coefficient with output properly terminted) 0 (forwrd trnsmission coefficient with output properly terminted) 0 (output reflection coefficient with output properly terminted) 0 (reverse trnsmission coefficient with output properly terminted).

9 Figure 3. A trnsistor s two-port network. The stility of n mplifier is very importnt considertion in microwve circuit design. tility or resistnce to oscilltion in microwve circuit cn e determined y the -prmeters. Oscilltions re possile in two-port network if either or oth the input nd the output port hve negtive resistnce. This condition occurs when the mgnitude of the input or output reflection coefficients is greter thn one, Γ in > or Γ out >. There re two types of mplifier stility, unconditionlly stle nd conditionlly stle. In the former, the rel prt of the input nd output impednces of the mplifier is greter thn zero for ll pssive lod nd source impednces. However, the mplifier is sid to e conditionlly stle or potentilly unstle if the rel prt of the input or output impednces of the mplifier is less thn zero for t lest pssive lod or source impednces. The stility test should e done for every frequency in the desired rnge.

30 Figure 3.3 shows the source, lod, input, nd output reflection coefficients for two-port network. In terms of reflection coefficients, the necessry conditions for unconditionl stility t given frequency re Γ <, (3.5) Γ L < (3.6) Γ IN Γ L + < Γ L, (3.7) Γ OUT Γ + < Γ. (3.8) Γ OUT Γ L Γ Γ IN Z V Two-port network Z L Z IN Z OUT Figure 3.3 tility of two-port network

3 The necessry nd sufficient conditions for two-port network to e unconditionl stile re [D. Woods, 976] K + >, (3.9) <. (3.0) In prctice, most of the microwve trnsistor mplifiers re potentilly unstle ecuse of the internl feedck. There re two wys to overcome the stility prolem of the trnsistor mplifier. The first is to use some form of feedck to stilize the mplifier. The second is to use grphicl nlysis to determine the regions where the vlues of Γ nd Γ L (source nd lod reflection coefficients) re less thn one, which mens the rel prts of Z IN nd Z OUT re positive. ustituting the vlues of Γ IN nd Γ OUT in equtions (3.7) nd (3.8) nd solving for Γ nd Γ L result in the stility circles. The rdii nd centers of the circles re given y [G. Gonzlez, 984] Output tility Circle, r L (3.) C L ( * ) *

3 And input tility Circle, r L (3.) C L ( * ) *. Then the stility circles need to e plotted in the mith chrt to determine the stle regions or in other words, the regions where vlues of Γ nd Γ L produce Γ OUT < nd Γ IN <. Most of the time, microwve mplifiers used for nrrownd or widend pplictions fce stility prolems t certin frequency rnges. Instility is primrily cused y three phenomen: internl feedck round the trnsistor, externl feedck round the trnsistor cused y n externl circuit, or excess of gin t frequencies outside of the nd of opertion. Figure 3.4 shows six pssive feedck-networks tht re used usully to stilize mplifier circuits.

33 () () (c) (d) (e) (f) Figure.3.4 Pssive-networks stiliztion

34 Amplifiers usully need mtching networks to chieve the desired gols. The input-mtching network of the low noise mplifier (LNA) is designed to trnsform the 50 Ω impednce of the preceding stge to the impednce required to chieve the minimum noise figure, nd the output-mtching network is designed to chieve high power gin. In the high output power mplifier, the input-mtching network presents conjugte impednce to the input impednce of the mplifier, nd the output-mtching network is designed to chieve the desired output power. The input nd output mtching networks of the high gin mplifier re designed to e conjuglly mtched to the input nd output impednce of the mplifier. Mtching networks cn e implemented using lumped elements, distriuted elements (trnsmission lines), or comintion of lumped nd distriuted elements. The lumped elements cn e used s long s their dimensions re much smller thn the electricl wvelength. With modern microwve integrted circuits, the lumped elements cn e used up to 60 GHz. The ZY mith chrt cn e used conveniently in the design of mtching networks. The process of choosing the source nd lod impednces for the high gin mplifier nd LNA is well estlished using the smll-signl -prmeters [G. Gonzlez, 984, H, 98].

35 3. High Power Amplifier Design In the cse of the power mplifier, the input signl level is often high, nd consequently the output current is either in the cutoff or sturtion region during portion of the input signl cycle. The smll signl -prmeters cn e used if the lrge-signl mplifier is operting in clss-a. However, for other clsses (B, C, etc), the smll signl -prmeters re of little use, nd it ecomes necessry to use other techniques. The design procedures of the high power mplifier re similr to those of the smll signl mplifier. The min difference is tht the high power mplifier uses other techniques to otin the proper impednces t the input nd output ports of the mplifier. The min techniques used in the high power mplifier design re conventionl lod-pull, ctive lod-pull, nd two-port lrge signl chrcteriztion. 3.. Lod-pull Techniques The conventionl nd ctive lod-pull techniques hve the sme concept of opertion; they provide informtion for the source nd lod reflection coefficients s function of output power nd gin. Figure 3.5 illustrtes the sic concept of the lodpull techniques. The trnsistor under test is plced in mesuring setup where the dc is nd c input signl re fixed. The output tuner is djusted until the power meter C mesures given power level nd the input tuner is djusted for zero reflected power (red t power meter B). The power meter A reds the incident power, nd the power gin cn e otined. From this informtion gin, power dded efficiency (PAE), nd output power contours cn e generted nd drwn in the mith chrt s function of the output lod. While the conventionl lod-pull technique uses pssive tuner (tuning stus) to vry the output lod, the ctive lod-pull technique vries the lod ctively y injecting power wve with vrile mgnitude nd phse towrd the trnsistor output. The lod

36 vrition cn tke plce t the fundmentl frequency f o lone or t the fundmentl frequency nd numer of the hrmonics (multihrmonic lod-pull). The hrmonic lod impednce ffects the performnce of some opertionl clsses (e.g., clsses-c) [. R. Mzumder, A. Azizi, F. E. Grdiol, 979]. A pssive tuner is commercilly ville, cn hndle high powers, is esy to use, nd is of comprtively low cost. Despite these dvntges, it hs inherent losses tht impose limittions in the reflection-coefficient mgnitude. The mximum mgnitude decreses with the frequency nd with the numer of elements nd cles connected etween the mesurement pln nd tuner. The ctive lod-pull principle does not suffer from limittions in the lod reflection-coefficient mgnitude. Two sic principles of lod vrition re commonly used: either the signl injected into the device output is synchronized with the one pplied to the input [Tkym, 976] or the signl generted y the device itself is fed ck to its output with vrile phse nd mgnitude [G. P. Bv, U. Pisni, nd V. Pozzolo, 98].

37 Meter A Meter B ignl genertor Input tuner Directionl Coupler Trnsistor under test Lod Output tuner Directionl Coupler Meter C Figure 3.5 Two-port lod-pull mesurement system

38 3.. Two-Port Lrge ignl Techniques The two-port lrge signl chrcteriztion is siclly mking -prmeter mesurements with respect to 50Ω reference impednces. There re two min methods: the direct extension of smll-signl mesurement to lrge signl [W. Leighton, R. Chffin, nd J. We, 973], nd qusi-lrge-signl pproch wherey the lrge-signl -prmeters re mesured y simultneous ppliction of two coherent signls t the sme frequency to the input nd output of the device [P.D. vn, nd.r. Mzumder, 978]. Although it is not useful with nonliner mplifier, the ovious dvntge of the former method is its simplicity. Although the -prmeters of nonliner mplifier cn e otined using the qusi-lrge-signl method, they re of little use if the non-linerity is severe. Equtions (3.) nd (3.) cn e rewritten in the form: + (3.3) + (3.4) + (3.5) +. (3.6)

39 In the qusi-lrge-signl technique, nd re the two pplied signls. The four - prmeters cn e determined for different vlues of nd. Once the -prmeters of the device re otined, the next step is to pply the smll signl -prmeter techniques [G. Gonzlez, 984]..