(a) Current-controlled and (b) voltage-controlled amplifiers.

Similar documents
IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

6. Field-Effect Transistor

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

Figure 1: JFET common-source amplifier. A v = V ds V gs

Chapter 5: Field Effect Transistors

Chapter 6: Field-Effect Transistors

Field Effect Transistors

Lecture 17. Field Effect Transistor (FET) FET 1-1

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

Chapter 6: Field-Effect Transistors

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs

Electronic PRINCIPLES

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Three Terminal Devices

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 7 DC BIASING FETS

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

I E I C since I B is very small

Electronic Devices. Floyd. Chapter 9. Ninth Edition. Electronic Devices, 9th edition Thomas L. Floyd

Lecture 18. MOSFET (cont d) MOSFET 1-1

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

UNIT I - TRANSISTOR BIAS STABILITY

Phy 335, Unit 4 Transistors and transistor circuits (part one)

FET(Field Effect Transistor)

PESIT Bangalore South Campus

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

UNIT 3: FIELD EFFECT TRANSISTORS

Chapter 8. Field Effect Transistor

EDC UNIT IV- Transistor and FET JFET Characteristics EDC Lesson 4- ", Raj Kamal, 1

Lecture 20. MOSFET (cont d) MOSFET 1-1

EDC UNIT IV- Transistor and FET Characteristics EDC Lesson 9- ", Raj Kamal, 1

ITT Technical Institute. ET215 Devices 1. Chapter

Radio Frequency Electronics

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

IFB270 Advanced Electronic Circuits

EE70 - Intro. Electronics

Microelectronics Circuit Analysis and Design

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Field Effect Transistor (FET) FET 1-1

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101)

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

UNIT 4 BIASING AND STABILIZATION

Field Effect Transistors (npn)

Field - Effect Transistor

Frequently Asked Questions

MODULE-2: Field Effect Transistors (FET)

Chapter 7: FET Biasing

Unit III FET and its Applications. 2 Marks Questions and Answers

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB

Lab 5: FET circuits. 5.1 FET Characteristics

Gechstudentszone.wordpress.com

Lecture (09) The JFET (2)

Lecture - 18 Transistors

Physics 481 Experiment 3

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Lecture (03) The JFET

Prof. Paolo Colantonio a.a

Electronics I. Last Time

Reg. No. : Question Paper Code : B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER Second Semester

Scheme I Sample. : Second : Basic. Electronics : 70. Marks. Time: 3 Hrs. 2] b) State any. e) State any. Figure Definition.

Field-Effect Transistor

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

KOREA UNIVERSITY. Photonics Laboratory. Ch 15. Field effect Introduction-The J-FET and MESFET

C H A P T E R 5. Amplifier Design

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Field Effect Transistors

Field Effect Transistors

Design cycle for MEMS

8. Characteristics of Field Effect Transistor (MOSFET)

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

FIELD EFFECT TRANSISTORS

(Refer Slide Time: 02:05)

The Field Effect Transistor

BJT Amplifier. Superposition principle (linear amplifier)

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

EE105 Fall 2015 Microelectronic Devices and Circuits

Lesson 5. Electronics: Semiconductors Doping p-n Junction Diode Half Wave and Full Wave Rectification Introduction to Transistors-

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

Questions on JFET: 1) Which of the following component is a unipolar device?

Field-Effect Transistor

Name: Date: Score: / (75)

Lecture 16. MOSFET (cont d) Sunday 3/12/2017 MOSFET 1-1

Chapter 7: FET Biasing

Transcription:

Fig. 6.1 (a) Current-controlled and (b) voltage-controlled amplifiers.

Fig. 6.2 Drs. Ian Munro Ross (front) and G. C. Dacey jointly developed an experimental procedure for measuring the characteristics of a field-effect transistor in 1955. (Photo Courtesy of AT&T Archives).

Fig. 6.3 Junction field-effect transistor (JFET).

Fig. 6.4 Water analogy for the JFET control mechanism.

Fig. 6.5 JFET at V GS = 0 V and V DS > 0 V.

Fig. 6.6 Varying reverse-bias potentials across the p n junction of an n-channel JFET.

Fig. 6.7 I D versus V DS for V GS = 0 V.

Fig. 6.8 Pinch-off (V GS = 0 V, V DS = V P ).

Fig. 6.9 Current source equivalent for V GS = 0 V, V DS > V P.

Fig. 6.10 Application of a negative voltage to the gate of a JFET.

Fig. 6.11 n-channel JFET characteristics with I DSS = 8 ma and V P = -4 V.

Fig. 6.12 p-channel JFET.

Fig. 6.13 p-channel JFET characteristics with I DSS = 6 ma and V P = +6 V.

Fig. 6.14 JFET symbols: (a) n-channel; (b) p-channel.

Fig. 6.15 (a) V GS = 0 V, I D = I DSS ; (b) cutoff (I D = 0 A) V GS less than the pinch-off level; (c) I D is between 0 A and I DSS for V GS 0 V and greater than the pinch-off level.

Fig. 6.16 William Bradford Shockley (1910 1989), co-inventor of the first transistor and formulator of the fieldeffect theory employed in the development of the transistor and the FET. (Photo Courtesy of AT&T Archives).

Fig. 6.17 Obtaining the transfer curve from the drain characteristics.

Fig. 6.18 Transfer curve for Example 6.1.

Fig. 6.19 Transfer curve for the p-channel device of Example 6.2.

Fig. 6.20 The resulting graph when the plotting routing using Mathcad is initiated.

Fig. 6.21 Plotting Shockley s equation using Mathcad.

Fig. 6.22 2N5457 Motorola n-channel JFET.

Fig. 6.23 Top-hat container and terminal identification for a p-channel JFET.

Fig. 6.24 Normal operating region for linear amplifier design.

Fig. 6.25 Drain characteristics for a 2N4416 JFET transistor as displayed on a curve tracer.

Fig. 6.26 (a) JFET versus (b) BJT.

Fig. 6.27 n-channel depletion-type MOSFET.

Fig. 6.28 n-channel depletion-type MOSFET with V GS = 0 V and applied voltage V DD.

Fig. 6.29 Drain and transfer characteristics for an n-channel depletion-type MOSFET.

Fig. 6.30 Reduction in free carriers in a channel due to a negative potential at the gate terminal.

Fig. 6.31 Transfer characteristics for an n-channel depletion-type MOSFET with I DSS = 10 ma and V P = -4 V.

Fig. 6.32 p-channel depletion-type MOSFET with I DSS = 6 ma and V P = +6 V.

Fig. 6.33 Graphic symbols for (a) n-channel depletion-type MOSFETs and (b) p-channel depletion-type MOSFETs.

Fig. 6.34 2N3797 Motorola n-channel depletion-type MOSFET.

Fig. 6.35 n-channel enhancement-type MOSFET.

Fig. 6.36 Channel formation in the n-channel enhancement-type MOSFET.

Fig. 6.37 Change in channel and depletion region with increasing level of V DS for a fixed value of V GS.

Fig. 6.38 Drain characteristics of an n-channel enhancement-type MOSFET with V T = 2 V and k = 0.278 x 10-3 A/V 2.

Fig. 6.39 Sketching the transfer characteristics for an n-channel enhancement-type MOSFET from the drain characteristics.

Fig. 6.40 Plotting the transfer characteristics of an n-channel enhancement-type MOSFET with k = 0.5 x 10-3 A/V 2 and V T = 4 V.

Fig. 6.41 p-channel enhancement-type MOSFET with V T = 2 V and k = 0.5 x 10-3 A/V 2.

Fig. 6.42 Symbols for (a) n-channel enhancement-type MOSFETs and (b) p-channel enhancement-type MOSFETs.

Fig. 6.43 2N4351 Motorola n-channel enhancement-type MOSFET.

Fig. 6.44 Solution to Example 6.4.

Fig. 6.45 Zener-protected MOSFET.

Fig. 6.46 VMOS construction.

Fig. 6.47 CMOS with the connections indicated in Fig. 6.48.

Fig. 6.48 CMOS inverter.

Fig. 6.49 Relative resistance levels for V i = 5 V(1-state).

Fig. 6.50 Basic construction of an n-channel MESFET.

Fig. 6.51 Characteristics of an n-channel MESFET.

Fig. 6.52 Symbol and basic biasing arrangement for an n-channel MESFET.

Fig. 6.53 Enhancement-type MESFET: (a) construction; (b) symbol.

Fig. 6.54 Network used to obtain the characteristics of the n-channel J2N3819 JFET.

Fig. 6.55 Drain characteristics for the n-channel J2N3819 JFET of Fig. 6.54.

Fig. 6.56 Transfer characteristics for the n-channel J2N3819 JFET of Fig. 6.54.

Fig. 6.57 Problems 9 and 17.

Fig. 6.58 Problem 35.