VITERBI DECODER Application Notes

Similar documents
Encoder/Decoder ASIC Design

COM-1827SOFT CPM Modulator VHDL source code overview / IP core

ELEC 7250 VLSI TESTING. Term Paper. Analog Test Bus Standard

FARGO Printer SDK Version

LINE POWER SUPPLIES Low-Loss Supplies for Line Powered EnOcean Modules

Martel LC-110H Loop Calibrator and HART Communications/Diagnostics

Security Exercise 12

DesignCon A New Reference Design Development Environment for JPEG 2000 Applications

FIRMWARE RELEASE NOTES. Versions V2.0.0 to V Model HDL-32E. High Definition LiDAR Sensor

XSUEx1-M1Rx. 1000BASE-T and 10/100/1000BASE-T Copper SFP Transceiver. Features. Applications. Description. Up to 1.25Gb/s bidirectional

High Level Design Circuit CitEE. Irere Kwihangana Lauren Mahle Jaclyn Nord

Course Description. Learning Objectives. Part 1: Essential high-speed PCB design for signal integrity (3 days)

COM-1827SOFT GMSK DEMODULATOR VHDL source code overview / IP core

Altis Flight Manager. PC application for AerobTec devices. AerobTec Altis v3 User Manual 1

Creating HyperLynx DDRx Memory Controller Timing Model

ANALOG-TO-DIGITAL (ADC) & DIGITAL-TO-ANALOG (DAC) CONVERTERS

Operational Amplifiers High Speed Operational Amplifiers

Network Working Group. Category: Informational Cisco Systems A. Shaikh AT&T Labs (Research) April 2005

IBIS-AMI Modeling and Simulation of

Automated Design of an ASIP for Image Processing Applications

Operating Instructions

The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL

BASF Aktiengesellschaft

TC 60 THERMOCOMPUTER TC 60. prog. start stop. Operating Instructions

Operating Instructions

Maxon Motor & Motor Controller Manual

32 Gbps 5 Vpp Output Double Driver in SMD package. 30kHz 30GHz. Ordering information Code: VWA AA. Description

.,Plc..d,~t l~ucjio PA300 DIGITAL BASS PROCESSOR USER'S MANUAL. 2 Why use the DIGITAL BASS PROCESSOR? 2 About the PWM Subsonic Filter

ECE 3829: Advanced Digital System Design with FPGAs A Term 2017

USER MANUAL HIGH INTERCEPT LOW NOISE AMPLIFIER (HILNA TM ) V1

SVT Tab and Service Visibility Tool Job Aid

Multi-Channel Flaw Detectors for. Advanced Platform / Core Component for the High Speed AUT Machines and Process Monitoring Systems

BV4115. RF Packet Transmitter. Product specification. February ByVac 2007 ByVac Page 1 of 5

Electrical devices may only be mounted and connected by electrically skilled persons.

LED wdali MC Switch Input Modul Set - User Manual

Dry Contact Sensor

Dry Contact Sensor DCS15 User Manual

P ^ DETERMINATION OF. Part I. Doner, W3FAL. maximum ratings and typical operating conditions. service are given below. This procedure may

XDSL/TELEPHONE CABLE MEASUREMENT

Acceptance and verification PCI tests according to MIL-STD

Basic I/O Interface Dr. Mohammed Morsy

Fig 1 System architecture. As shown in Figure 1, AUV system could be separated in 3 main blocks:

3DPIXA System Requirements

Experiment 7 Digital Logic Devices and the 555-Timer

Experiment 7 Digital Logic Devices and the 555-Timer

PROBABILITY OF DETECTION OF FLAWS IN A GAS TURBINE ENGINE. Gary L. Burkhardt and R.E. Beissner

Program for EQ2310 Digital Communications

Specification for a communicating Panelboard system to monitor, control and maintain LV electrical installations

HygroFlex HF5 Humidity Temperature Transmitters. User Guide

Enabling the Bluetooth Low Energy Direct Test Mode (DTM) with BlueNRG-MS

CAR ASYST - Quick Start Guide MAIN MENU

Flash Image Rotator Web Part

PSR extractor. Switch to Master guide. Edition : 1.3 Edition Date : 22/01/08 Status : Released Issue

Ten-Tec Model RX-366 Subreceiver 565/566 Subreceiver Installation and Operation Manual-74467

A Basis for LDO and It s Thermal Design

Hyper Phase Shift Keying Modulation

A Novel Structure for CCII Based SC Integrator Based on CCII with Reduced Number of Switches

PaperStream IP (TWAIN x64) change history

RiverSurveyor S5/M9 & HydroSurveyor Second Generation Power & Communications Module (PCM) Jan 23, 2014

1.12 Equipment Manager

Application Note. Lock-in Milliohmmeter

Upgrading to PlanetPress Suite Version 5

PaperStream IP (TWAIN) change history

DCT 704x DIGITAL CABLE TUNER SPECIFICATION

CM5530 GENERAL DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCU. Rev.1.0 0

Workflow Working Group

New Eagle J1939 Library v1.0 New Eagle Products Datasheet

Hospital Task Scheduling using Constraint Programming

Application Package Checklist ITEMS MUST BE REVIEWED AND APPROVED BEFORE AUTHORIZATION IS GIVEN TO INTERCONNECT WITH UTILITY.

Network Hierarchy Flexibility in an HTS Environment. Dr Harald Stange, Managing Director/CEO, Romantis

TROUBLESHOOTING GUIDE

ELT COMMUNICATION THEORY

Service Update 7. PaperStream IP (TWAIN x64) for SP Series. change history. Version Version Version

Simplified Control Technique for Three-Phase Rectifier PFC Based on the Scott Transformer

Application for Drive Technology

Exam solutions FYS3240/

LED DALI MC+ Switch Input Module - User Manual

III. Product Specification Preliminary. Z8(j~SIO. Structure. Features MARCH 1978

Desktop Teller Exception User Guide

Figure 1: View, connection compartment closed

8341 FI-1.x Dual-mode Analogue PMR and Digital PMR (dpmr) Baseband Processing Features. CMX8341 dpmr Baseband Processor. Digital PMR Air Interface:

N7617A Signal Studio for WLAN (for E4438C and E8267D) Technical Overview

E-Learning, DC drives DCS800 Hardware Options, part 1 Size D1 D4. ABB Group February 2, 2010 Slide 1 DCS800_HARDWARE_OPTIONS_01R0101

The fan-in of a logic gate is defined as the number of inputs that the gate is designed to handle.

What is a Customer Service Model?

Accurate Time & Frequency System

Image Signal Processing for a Camera Monitor System with an ZYNQ FPGA

Performance of Switched-Capacitor Circuits Due to Finite Gain Amplifiers

Puget Sound Company Overview. Purpose of the Project. Solution Overview

Fourier Series LABVIEW GUI Documentation

Meteorological Satellites (MetSat) Overview of the global network of Meteorological Satellites. Speaker: Markus Dreis (EUMETSAT)

KIP Cost Center User Guide

Firmware Release Summary: Daniel 3410 Series Gas Ultrasonic Flow Meters

CPC1130NTR. 4 Pin SOP OptoMOS Relay

ACM1281 NFC Reader Module Reference Information

Signature Assignment. Course. ANTH 2302: Introduction to Archaeology. Ethical Case Dilemma. Assignment ID (to be assigned)

A Low Cost DC-DC Stepping Inductance Voltage Regulator With Fast Transient Loading Response

Accurate Time & Frequency System

Annex II to Decision 2019/004/R. AMC and GM to Part ATCO Issue 1, Amendment 2

Lab2 Digital Weighing Scale (Sep 18)

Transcription:

VITERBI DECODER Applicatin Ntes 6-19-2012

Table f Cntents GENERAL DESCRIPTION... 3 FEATURES... 3 FUNCTIONAL DESCRIPTION... 4 INTERFACE... 5 Symbl... 5 Signal descriptin... 5 Typical Cre Intercnnectin... 6 IMPLEMENTATION DATA... 6 Perfrmance... 6 www.aldec.cm Page 2

GENERAL DESCRIPTION Viterbi encding is widely used fr satellite and ther nisy cmmunicatins channels. There are tw imprtant cmpnents f a channel using Viterbi encding: the Viterbi encder (at the transmitter), the Viterbi decder (at the receiver). A Viterbi encder adds extra infrmatin in the transmitted signal t reduce the prbability f errrs in the received signal that may be crrupted by nise. A Viterbi decder perfrms a maximum likelihd detectin f 1 bit data transmitted ver a channel with inter-symbl interference (ISI). The 1-bit data t be transmitted is encded with an n-bit cnvlutinal cde in the cnvlutinal encder. The fllwing figure shws the simplified data path frm the Cnvlutinal Encder t the Viterbi Decder. Figure 1. Simplified data path frm the Cnvlutinal Encder t the Viterbi Decder. Viterbi encding (cnvlutinal encding)applied in: FEATURES wireless telecmmunicatin: digital cellular phnes satellites satellite grund statins cnsumer electrnics CD players HDTVs. Decding f cnvlutinal cdes, Hard Decisin Decding, Trace-back methd fr survivr memry, Parameterized architecture allws fr custmizatin f the fllwing functins: Cnvlutinal cde definitin parameters: - cde rate, - cde generatin vectrs, - cde cnstraint length. www.aldec.cm Page 3

The survivr memry wrd length (RAM) The initial path metric fr state 0, Parallel r serial (reverse r crrect rder) data utput frmat. FUNCTIONAL DESCRIPTION Figure 2. Viterbi Decder Blck Diagram. The Viterbi cre is partitined int mdules as shwn in figure 2 and described belw: Add Cmpare Select (ACS) Unit The ACS unit calculates the path metrics t find the minimum path. The ACS unit has a RADIX-4 architecture. The number f ACS units is parameterizable. Viterbi Cntrl Unit The cntrl blck cntrls the peratin f Viterbi decder. This blck handles the survivr memry management. The state-machine cntrls the alternatin f reading new branch metrics and trace back. During trace back cntrl unit reads the decisin values frm external memry and utputs the decded bits. It recnstructs the actins in the reversed rder by updating the state-register with a decisin value pinted by the frmer state value but the decded bits are utput in crrect rder. Viterbi Memry Viterbi memry is a RAM memry, which stres the trace back values during calculatin. www.aldec.cm Page 4

INTERFACE Symbl Figure 3 shws Viderbi Decder cre symbl. Figure 3. Decder Viterbi cre symbl. Signal descriptin The descriptins f the cre signals are represented in the belw table. SIGNAL TYPE DESCRIPTION clk input Glbal clck clk_en input Clck enable, active high reset input Asynchrnus reset, active high lad_data input Enables data lading, active high bit_in(0:x) input Input values, the width depends n the cde parameters datatdec(0:x) input Data frm external memry valid_ut utput Valid utput data, active high bit_ut utput Decded utput bit lad_ready utput Ready fr data, active high wrmem utput Write enable t external memry, active high addr(0:x) utput Address t external memry datatmem(0:x) utput Data t external memry www.aldec.cm Page 5

Typical Cre Intercnnectin Figure 4. Typical Decder Viterbi cre intercnnectin with external memry. Cmpnents: Viterbi decder cre RAM - external data memry 32 bytes IMPLEMENTATION DATA Perfrmance The fllwing table illustrates the VITERBI DECODER cre perfrmance in Xilinx VIRTEX, Xilinx 4000 series, Xilinx Spartan and Altera Flex6000 devices. Target device XC4013XLBG256-09 XCV300BG352-5 S30VQ100-3 EPF6024ATC144-1 Area Number f CLBs: 383 Number f Slices: 544 www.aldec.cm Page 6 Number f CLBs: System clck fmax 23.938MHz 45.754MHz 11.402MHz 22.57MHz 383 LCs: 1355

Results btained fr the parameters in the table belw. Parameter Value Number f states in trellis 16 Number f bits t represent transitin values 8 Length f the trace back 32 Length f the received burst 5 Initial path metric fr state 0-4 Survivr memry wrd length 8 www.aldec.cm Page 7