EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment

Similar documents
EE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise

ECEN720: High-Speed Links Circuits and Systems Spring 2017

EE273 Lecture 7 Introduction to Signaling October 14, Today s Assignment

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

EE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment

High-speed Serial Interface

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

EE273 Lecture 6 Introduction to Signaling January 28, 2004

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Digital Systems Power, Speed and Packages II CMPE 650

ECE 497 JS Lecture - 22 Timing & Signaling

08-027r2 Toward SSC Modulation Specs and Link Budget

The Digital Abstraction

Microcircuit Electrical Issues

VLSI is scaling faster than number of interface pins

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 22.

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Module 10 : Receiver Noise and Bit Error Ratio

EE3723 : Digital Communications

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Channel Characteristics and Impairments

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 24. Optical Receivers-

Jitter in Digital Communication Systems, Part 1

High Speed Digital Design & Verification Seminar. Measurement fundamentals

Lecture 8 Fiber Optical Communication Lecture 8, Slide 1

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Today s menu. Last lecture. Series mode interference. Noise and interferences R/2 V SM Z L. E Th R/2. Voltage transmission system

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

The Digital Abstraction

Toward SSC Modulation Specs and Link Budget

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

Module 12 : System Degradation and Power Penalty

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

Lecture 10. Circuit Pitfalls

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

40 AND 100 GIGABIT ETHERNET CONSORTIUM

ECEN720: High-Speed Links Circuits and Systems Spring 2017

AN Analog Power USA Applications Department

High-Performance Electrical Signaling

ECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment

EE434 ASIC & Digital Systems. Partha Pande School of EECS Washington State University

6.004 Computation Structures Spring 2009

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

if the conductance is set to zero, the equation can be written as following t 2 (4)

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

Satellite Communications: Part 4 Signal Distortions & Errors and their Relation to Communication Channel Specifications. Howard Hausman April 1, 2010

ECEN620: Network Theory Broadband Circuit Design Fall 2014

AVoltage Controlled Oscillator (VCO) was designed and

Taking the Mystery out of Signal Integrity

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

OFC SYSTEM: Design Considerations. BC Choudhary, Professor NITTTR, Sector 26, Chandigarh.

CEM3378/3379 Voltage Controlled Signal Processors

Course 2: Channels 1 1

EE5713 : Advanced Digital Communications

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

Optimizing On Die Decap in a System at Early Stage of Design Cycle

Notes on Optical Amplifiers

Muhammad Ali Jinnah University, Islamabad Campus, Pakistan. Fading Channel. Base Station

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray

Subject: Proposal to replace the TBDs for Fast 160 in SPI-4 and to winnow the options

Objectives. Presentation Outline. Digital Modulation Revision

IEEE CX4 Quantitative Analysis of Return-Loss

UNIT - 5 OPTICAL RECEIVER

EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Outline

10GBASE-T Transmitter Key Specifications

Mobile Radio Propagation: Small-Scale Fading and Multi-path

NEW WIRELESS applications are emerging where

Jitter Analysis Techniques Using an Agilent Infiniium Oscilloscope

Engineering the Power Delivery Network

PLL & Timing Glossary

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

20Gb/s 0.13um CMOS Serial Link

Introduction. Protocol Definitions. The RS-485 Standard. APPLICATION NOTE 3884 How Far and How Fast Can You Go with RS-485?

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS

Transmission Line Drivers and Receivers for TIA/EIA Standards RS-422 and RS-423

WIRELESS COMMUNICATION TECHNOLOGIES (16:332:546) LECTURE 5 SMALL SCALE FADING

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Understanding and Optimizing Electromagnetic Compatibility in Switchmode Power Supplies

Signal and Noise Measurement Techniques Using Magnetic Field Probes

Multipath Delay-Spread Tolerance

RF Fundamental Concepts and Performance Parameters

Welcome to 6.111! Introductory Digital Systems Laboratory

ECEN 720 High-Speed Links: Circuits and Systems

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

APPLICATION NOTE 735 Layout Considerations for Non-Isolated DC-DC Converters

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

Signal Integrity and Clock System Design

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs

PCB layout guidelines. From the IGBT team at IR September 2012

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

Transcription:

EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise October 12, 1998 William J. Dally Computer Systems Laboratory Stanford University billd@csl.stanford.edu 1 Today s Assignment Reading Sections 7.1 and 7.3 Complete before class on Wednesday demo during review session this Friday 10/16 Gates B03 9:00 to 9:50 2 Copyright 1998 by W. J. Dally, all rights reserved. 1

A Quick Overview Signal Return Crosstalk current on shared return lines causes interference between signals large numbers of signals switching simultaneously may result in significant noise Inter-Symbol Interference some transmission systems remember their history residual state from previous bits may distort the current bit reflections on transmission lines resonant circuits slow rise times Managing Noise divide noise along two axes proportional vs. independent bounded vs. statistical prepare a budget for the bounded sources net margin is what remains after bounded sources compare magnitude of net margin to standard deviation of statistical sources the bit-error rate is a function of this signal-to-noise ratio (SNR) 3 Signal Return Crosstalk With single-ended signals return currents from several signals often share paths Suppose N drivers share a path with parasitic inductance L R Each driver switches current i in time t r. If all but one output switch simultaneously noise is (N- 1)Ldi/dt Need a large number of return paths to operate at high speed V a R O V b V c L R Closely related to power supply cross talk 4 Copyright 1998 by W. J. Dally, all rights reserved. 2

Example Calculation L R =5nH i = 10mA t r = 200ps di/dt = 5 x 10 7 Ldi/dt = 0.25V V RXN = (N-1)Ldi/dt = 0.25(N-1) V L P L G A B 5 Return Crosstalk and Rise Time Return crosstalk is inversely proportional to rise time for resistive loads (transmission lines) Return crosstalk is inversely quadratic with rise time for capacitive loads Noise can be greatly reduced by slowing down the signal edge (not the clock cycle) i R i C V RXN = NL i t Q CV it r = = 2 4 V NL CV S RXN = 2 t r r 6 Copyright 1998 by W. J. Dally, all rights reserved. 3

Intersymbol Interference Ideally a transmission system is memoryless no history of previous bits In reality, the state of the system is affected by previous bits reflections on transmission lines magnitude and phase of excited resonances signals that don t reach the rails by the end of the cycle This history affects the transmission of the current bit History A History B 7 Impedance Mismatches Echos of previous bits reflect up and down transmission lines A mismatch of x gives (to first order) a reflection of k R = x/2 Worst-case superposition of entire echo train is Z 0, t l R T k ir k k i R = R = k i= 1 1 R 8 Copyright 1998 by W. J. Dally, all rights reserved. 4

Resonant Circuits Tank circuits and resonant sections of transmission lines oscillate Oscillations are excited by signal transitions and may interfere with later transitions Slow rise times pump less energy into resonant circuits Resistance damps oscillation V a Next bit starts from history-dependent state 9 Inertial Delay Some circuits don t reach steady-state by the end of the cycle Start of the next bit then depends on history residual voltage Leads to both voltage and timing noise Often caused by poor design for rise-time control 10 Copyright 1998 by W. J. Dally, all rights reserved. 5

Managing Noise We manage noise using noise budgets Catagorize noise along two axes proportional vs. independent bounded vs. statistical Some noise sources could go in either category (e.g., crosstalk to perpendicular lines) Allocate noise to various sources Constrain design to meet the budget Bounded Statistical Proportional Parallel Xtalk ISI Perp. Xtalk Independent Rcvr Offset Rcvr Sens. PS Noise Thermal Noise 11 The Noise Budget 1 Signal Swing 400mV Threshold Gross Margin 200mV 0 Net margin 70mV Bounded Sources, 50mV Proportional Sources, 20% VSNR RMS Noise 12 Copyright 1998 by W. J. Dally, all rights reserved. 6

Worst-Case Analysis Noise sources are an unknown With worst-case analysis, assume all noise sources have the greatest possible magnitude they all sum up in the same direction Unlikely in any single unit at any instant in time but if you make enough units and run them long enough this case will occur Signal Swing 400 mv Vni Rcvr off+sense 50 mv Uncancelled PS noise 20 mv TOTAL Vni 70 mv Kn Crosstalk 0.1 Reflections 0.1 TOTAL Kn 0.2 KnVs 80 mv Gross Margin 200 mv Vni 70 mv KnVs 80 mv Vn 150 mv Net Margin 50 Margin Ratio 0.25 13 Margins and Margin Ratio Gross margin is half the signal swing, V GM Net margin is gross margin less all bounded noise sources, V NM Margin ratio: V NM /V GM is a good figure of merit indicates proportion by which you can increase noise sources without causing failure Total noise margin is meaninless Data sheets report gross margin less receiver offset+sensitivity Threshold 1 Gross Margin 0 Signal Swing Net Margin Bounded Sources 14 Copyright 1998 by W. J. Dally, all rights reserved. 7

Statistical Analysis Gaussian Noise and Bit-Error Rate For some noise sources we consider the probability distribution of values rather than the worst-case value truly random noise sources thermal noise, shot noise uncorrelated bounded noise sources crosstalk, power supply noise Typically we model these sources with a Gaussian distribution Most sources are zero mean The relevant parameter is their standard deviation or root-mean-squared (RMS) value 15 Adding Gaussian Noise Sources To sum up zero-mean Gaussian noise sources sum the variance, not the standard deviation A 10mV RMS source added to a 20mV RMS source gives a 22.4mV RMS source V RMS 1 2 = Vi N 12 Crosstalk 10.0 mv (RMS) PS Noise 20.0 mv (RMS) TOTAL 22.4 mv (RMS) 16 Copyright 1998 by W. J. Dally, all rights reserved. 8

Gaussian Distribution and Error Function 1 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0-4 -3-2 -1 0 1 2 3 4 x Px ( ) = exp 2 1 2π 2 erf( x) = P( y) dy x 1 erf( x) > exp 2 x 2 17 Bit Error Rate (BER) If the net margin is V NM and the total gaussian noise is V GN The Gaussian signal to noise ratio is VSNR = V NM /V GN What is the probability that the noise will exceed the margin? V error = 1 erf V P( ) GN NM VGN < 2 1 exp 2 VNM 18 Copyright 1998 by W. J. Dally, all rights reserved. 9

Error Function vs. Exponential 1.E+00 1.E-02 1.E-04 1.E-06 1.E-08 1.E-10 V error = 1 erf V P( ) GN NM VGN < 2 1 exp 2 VNM 1.E-12 1.E-14 0 2 4 6 8 10 19 An Example Noise Calculation 250mV differential signal 15% high-frequency attenuation 5% crosstalk from adjacent lines 5% ISI from reflections 20mV receiver offset+sensitivity 10mV RMS perpendicular crosstalk 10mV RMS other noise What is the Bit Error Rate? 250mV K mv Signal Swing (dp-dn) 500 Gross Margin 250 Crosstalk 0.1 25 Reflections 0.1 25 Attenuation 0.2 75 KN 0.3 125 Receiver offset+sensitivity 20 Fixed noise 145 Net Margin 105 Perpendicular Crosstalk 10 Other Noise 10 Total Gaussian 14.1 VSNR 7.4 BER 1.07E-12 20 Copyright 1998 by W. J. Dally, all rights reserved. 10

Noise Budgets and Design Rules Do we do a noise budget for every signal? Of course not Noise budgets are done for classes of signals that obey a set of design rules or ground rules board to board signals intra-board signals (chip-tochip) global on-chip signals local on-chip signals special signals (e.g., domino or RAM bit lines) For each class of signals a set of rules constrains the signal to meet the noise budget line geometry and spacing maximum parallel length ground shields impedance and termination tolerance driver and receiver specifications If each signal meets these specs you know it meets the budget and hence will have a BER at least as good as calculated! 21 Next Time Signaling Current-mode and voltage-mode transmission References Termination 22 Copyright 1998 by W. J. Dally, all rights reserved. 11