LECTURE 09 LARGE SIGNAL MOSFET MODEL

Similar documents
MOS Field Effect Transistors

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

MOSFET & IC Basics - GATE Problems (Part - I)

EE70 - Intro. Electronics

ECE 340 Lecture 40 : MOSFET I

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

Department of Electrical Engineering IIT Madras

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Lecture 4. MOS transistor theory

Solid State Device Fundamentals

problem grade total

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

CMOS Analog Design. Introduction. Prof. Dr. Bernhard Hoppe LECTURE NOTES. Prof. Dr. Hoppe CMOS Analog Design 2

Field Effect Transistors

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section

NAME: Last First Signature

VLSI Design I. The MOSFET model Wow!

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Field Effect Transistors (FET s) University of Connecticut 136

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Session 2 MOS Transistor for RF Circuits

Sub-Threshold Region Behavior of Long Channel MOSFET

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Semiconductor Physics and Devices

Metal Oxide Semiconductor Field-Effect Transistors (MOSFETs)

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Field Effect Transistor (FET) FET 1-1

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

8. Characteristics of Field Effect Transistor (MOSFET)

Digital Electronics. Assign 1 and 0 to a range of voltage (or current), with a separation that minimizes a transition region. Positive Logic.

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

MOS TRANSISTOR THEORY

MOS Capacitance and Introduction to MOSFETs

55:041 Electronic Circuits

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Analog IC Design. Lecture 1,2: Introduction & MOS transistors. Henrik Sjöland. Dept. of Electrical and Information Technology

Show the details of the derivation for Eq. (6.33) for the PMOS device.

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Session 10: Solid State Physics MOSFET

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

LECTURE 19 DIFFERENTIAL AMPLIFIER

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

EE5320: Analog IC Design

Organic Electronics. Information: Information: 0331a/ 0442/

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

BJT Amplifier. Superposition principle (linear amplifier)

MOS Field-Effect Transistors (MOSFETs)

EE301 Electronics I , Fall

Design cycle for MEMS

ECE4902 B2015 HW Set 1

55:041 Electronic Circuits

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

ECE 546 Lecture 12 Integrated Circuits

3: MOS Transistors. Non idealities

Introduction to VLSI ASIC Design and Technology

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

TWO AND ONE STAGES OTA

EE 230 Lab Lab 9. Prior to Lab

UNIT 3: FIELD EFFECT TRANSISTORS

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

CMOS VLSI Design M.Tech. First semester VTU

Fundamentos de Electrónica Lab Guide

4: Transistors Non idealities

COMPARISON OF THE MOSFET AND THE BJT:

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Common Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University

SKP Engineering College

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

MOS Transistor Theory

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

Electronics Review Flashcards

Summary of Lecture Notes on Metal-Oxide-Semiconductor, Field-Effect Transistors (MOSFETs)

6.012 Microelectronic Devices and Circuits

Design Of Two Stage CMOS Op-Amp With Low Power And High Slew Rate.

Field Effect Transistors

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

Advanced MOSFET Basics. Dr. Lynn Fuller

Modeling MOS Transistors. Prof. MacDonald

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Solid State Devices- Part- II. Module- IV

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

DIGITAL VLSI LAB ASSIGNMENT 1

Field Effect Transistors (npn)

LECTURE 4 SPICE MODELING OF MOSFETS

ADVANCED ANALOG CIRCUIT DESIGN TECHNIQUES

Transcription:

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model (SAH model) Subthreshold model Short channel, strong inversion model Summary CMOS Analog Circuit Design, 3 rd Edition Reference Pages 68-76 and 96-98

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-2 INTRODUCTION TO MODELING Models Suitable for Understanding Analog Design The model required for analog design with CMOS technology is one that leads to understanding and insight as distinguished from accuracy. Technology Understanding and Usage Updating Model Thinking Model Simple, ±1% to ±5% accuracy Updating Technology Comparison of simulation with expectations Design Decisions- "What can I change to accomplish...?" Expectations "Ballpark" Computer Simulation Extraction of Simple Model Parameters from Computer Models Refined and optimized design Fig.3.-2 This lecture is devoted to the simple model suitable for design not using simulation.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-3 Categorization of Electrical Models Time Dependence Time Independent Time Dependent Linearity Linear Small-signal, midband R in, A v, R out (.TF) Small-signal frequency response-poles and zeros (.AC) Nonlinear DC operating point = f(v D,v G,v S,v B ) (.OP) Large-signal transient response - Slew rate (.TRAN) Based on the simulation capabilities of SPICE.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-4 OPERATION OF THE MOS TRANSISTOR Formation of the Channel for an Enhancement MOS Transistor Subthreshold (V G <V T ) V B = V S = V G < V T V D = Polysilicon p+ n+ n+ p- substrate Threshold (V G =V T ) V B = Depletion Region V S = V G =V T V D = Polysilicon p+ p- substrate n+ n+ Inverted Region Strong Threshold (V G >V T ) V B = V S = V G >V T V D = Polysilicon p+ p- substrate n+ n+ Inverted Region Fig.3.1-2

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-5 Transconductance Characteristics of an Enhancement NMOS when V DS =.1V

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-6 Output Characteristics of an Enhancement NMOS Transistor for V GS = 2V T V DS =: V B = V S = v G =2V T VD = V Polysilicon V GS = 2V T p+ n+ n+ p- substrate V DS =.5V T : V B = V S = Inverted Region V G = 2V T V D =.5V T.5V T V T v DS Polysilicon V GS = 2V T p+ n+ n+ p- substrate Channel current V DS =V T : V B = V S = V G = 2V T V D =V T Polysilicon.5V T v DS V T V GS = 2V T p+ n+ n+ p- substrate A depletion region forms between the drain and channel.5v T V T v DS Fig.3.1-4

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-7 Output Characteristics of an Enhancement NMOS when v DS = 2V T V GS =V T : V B = V S = v G =V T V D = 2V T Polysilicon p+ n+ n+ p- substrate V GS =2V T : V B = V S = V G = 2V T V D = 2V T V T V GS =V T 2V T 3V T v DS p+ n+ Polysilicon n+ V GS =2V T p- substrate V GS =3V T : V B = V S = V G = 3V T Polysilicon V D = 2V T V T 2V T 3V T V GS =3V T v DS p+ p- substrate n+ n+ Further increase in V G will cause the FET to become active V T 2V T 3V T v DS Fig.3.1-5

id(ma) Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-8 Output Characteristics of an Enhancement NMOS Transistor 2 VGS = 3. 15 1 VGS = 2.5 5 SPICE Input File: Output Characteristics for NMOS M1 6 1 MOS1 w=5u l=1.u VGS1 1 1. M2 6 2 MOS1 w=5u l=1.u VGS2 2 1.5 M3 6 3 MOS1 w=5u l=1.u VGS3 3 2. M4 6 4 MOS1 w=5u l=1.u VGS4 4 2.5 1 2 3 4 5 vds (Volts) VGS = 2. VGS = 1.5 VGS = 1. Fig. 3.1-6 M5 6 5 MOS1 w=5u l=1.u VGS5 5 3. VDS 6 5.model mos1 nmos (vto=.7 kp=11u +gamma=.4 lambda=.4 phi=.7).dc vds 5.2.print dc ID(M1), ID(M2), ID(M3), ID(M4), ID(M5).end

id(ma) Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-9 Transconductance Characteristics of an Enhancement NMOS Transistor 6 V DS = 5V 5 4 V DS = 4V V DS = 3V 3 2 1 V DS = 2V V DS = 1V SPICE Input File: Transconductance Characteristics for NMOS M1 1 6 MOS1 w=5u l=1.u VDS1 1 1. M2 2 6 MOS1 w=5u l=1.u VDS2 2 2. M3 3 6 MOS1 w=5u l=1.u VDS3 3 3. M4 4 6 MOS1 w=5u l=1.u VDS4 4 4. 1 2 3 4 5 v GS (Volts) Fig. 3.1-7 M5 5 6 MOS1 w=5u l=1.u VDS5 5 5. VGS 6 5.model mos1 nmos (vto=.7 kp=11u +gamma=.4 lambda=.4 phi=.7).dc vgs 5.2.print dc ID(M1), ID(M2), ID(M3), ID(M4), ID(M5).probe.end

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-1 SIMPLE LARGE SIGNAL MODEL (SAH MODEL) Large Signal Model Derivation 1.) Let the charge per unit area in the channel inversion layer be QI(y) = -Cox[vGS-v(y)-VT] (coul./cm 2 ) 2.) Define sheet conductivity of the inversion layer per square as cm2 S = µoqi(y) v s coulombs = amps 1 cm2 volt = /sq. 3.) Ohm's Law for current in a sheet is JS = W = - dv SEy = -S dy dv = - SW dy = 4.) Integrating along the channel for to L gives L v DS v DS iddy = - WµoQI(y)dv = WµoC ox [vgs-v(y)-vt] dv 5.) Evaluating the limits gives id = Wµ ocox L (vgs-vt)v(y) - v 2(y) 2 v DS n + v(y) n + dy p Source Drain - y yy+dy L - dy µ o Q I (y)w dy = -Wµ o Q I (y)dv id = Wµ ocox L v GS + - id (vgs-vt)vds - v DS 2 2 + - Fig.11-3 v DS

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-11 Saturation Voltage - V DS (sat) Interpretation of the large signal model: v DS = v GS -V T Active Region Saturation Region Increasing values of v GS The saturation voltage for MOSFETs is the value of drain-source voltage at the peak of the inverted parabolas. d dv = µ oc ox W DS L v DS (sat) = v GS - V T Useful definitions: µ o C ox W L = K W L [(v GS -V T ) - v DS ] = = Note that newest editions of Analysis and Design of Analog ICs, P.R. Gray et.al, switches the definition for the active and saturation regions. v DS Cutoff Saturation Active V T v DS = v GS - V T v DS Fig. 11-4 v GS Fig. 3.2-4

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-12 The Simple Large Signal MOSFET Model Regions of Operation of the MOS Transistor: 1.) Cutoff Region: v GS - V T < = (Ignores subthreshold currents) 2.) Active Region < v DS < v GS - V T = µ ocoxw 2L 2(v GS - V T ) - v DS v DS 3.) Saturation Region < v GS - V T < v DS id = µ o CoxW 2L v GS - V T 2 Output Characteristics of the MOSFET: 1..75.5.25 /I D Active Region v DS = v GS -V T Saturation Region Channel modulation effects Cutoff Region.5 1. 1.5 2. 2.5 v GS -V T V GS -V T = 1. v GS -V T V GS -V T =.867 v GS -V T V GS -V T =.77 v GS -V T V GS -V T =.5 v GS -V T V GS -V T = v DS V GS -V T Fig. 11-5

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-13 Performance Limitations of the Simple Sah It turns out, that if we compare the Sah model to a more precise model (SPICE level 2) that the Sah model has issues with the knee area as shown. 25µA 2µA 15µA 1µA K = 44.8µA/V 2, k =, V DS (sat) = 1.V K = 44.8µA/V 2, k =.5, V DS (sat) = 1.V SPICE Level 2 Model 5µA K = 29.6µA/V 2, k =, V DS (sat) = 1.V µa.2.4.6.8 1. v DS (volts) 14825-1 V GS = 2.V, W/L = 1µm/1µm This discrepancy is due to the fact that we assumed that the threshold, V T, was constant over the channel. If we let V T (y) = V T + kv(y) then the Sah model is exactly the same as the SPICE model.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-14 Modification of the Previous Model to Include the Effects of v DS on V T From the previous derivation: L v DS v DS dy = - Wµ o Q I (y)dv = Wµ o C ox[v GS - v(y) -V T ]dv Assume that the threshold voltage varies across the channel in the following way: V T (y) = V T + kv(y) where V T is the value of V T the at the source end of the channel and k is a constant. Integrating the above gives, = Wµ oc ox L (v GS -V T )v(y) - (1+k) v(y)2 2 v DS = Wµ oc ox L (v GS -V T )v DS - (1+k) v DS 2 2 To find v DS (sat), set the d /dv DS equal to zero and solve for v DS = v DS (sat), v DS (sat) = v GS - V T 1 + k Therefore, in the saturation region, the drain current is = Wµ oc ox 2(1+k)L (v GS - V T ) 2 For k =.5 and K = 44.8µA/V2, excellent correlation is achieved with SPICE 2 as seen on the previous slide.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-15 Influence of vds on the Output Characteristics Channel modulation effect: As the value of v DS increases, the effective L decreases causing the current to increase. B S Polysilicon V G > V T V D > V DS (sat) Depletion Region Illustration: p+ n+ n+ L eff Note that L eff = L - X d Therefore the model in saturation becomes, p- substrate X d Fig11-6 = K W 2L eff (v GS -V T )2 d dv DS = - K W 2L eff 2 (v GS - V T ) 2 dl eff dv DS = L eff dx d dv DS Therefore, a good approximation to the influence of v DS on is ( = ) + d dv DS v DS = ( = )(1 + v DS ) = K W 2L (v GS-V T ) 2 (1+v DS )

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-16 Channel Length Modulation Parameter, Assume the MOS is transistor is saturated- = µc oxw 2L (v GS - V T ) 2 (1 + v DS ) Define () = when v DS = V. () = µc oxw 2L (v GS - V T ) 2 Now, = ()[1 + v DS ] = () + () v DS Matching with y = mx + b gives the value of

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-17 Influence of Channel Length on Note that the value of varies with channel length, L. The data below is from a.25µm CMOS technology. Channel Length Modulation (V-1).6.5.4 PMOS.3.2 NMOS.1.5 1 1.5 2 2.5 Channel Length (microns) Fig.13-6 Most analog designers stay away from minimum channel length to get better gains and matching at the sacrifice of speed.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-18 Influence of the Bulk Voltage on the Large Signal MOSFET Model The components of the threshold voltage are: V T = Gate-bulk work function ( MS ) + voltage to change the surface potential (-2 F ) V SB = : + voltage to offset the channel-bulk depletion charge (-Q b /C ox ) + voltage to compensate the undesired interface charge (-Q ss /C ox ) We know that Q b = 2 F - vbs Therefore, as the bulk becomes more reverse biased with respect to the source, the threshold voltage must increase to offset the increased channelbulk depletion charge. V SB1 > : V SB2 >V SB1 : V D > 6613-2

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-19 Influence of the Bulk Voltage on the Large Signal MOSFET Model - Continued Bulk-Source (v BS ) influence on the transconductance characteristics- Decreasing values of bulk-source voltage V BS = I D v DS > v GS -V T V GS V T V T1 V T2 V T3 v GS 6612-2 In general, the simple model incorporates the bulk effect into V T by the previously developed relationship: V T (v BS ) = V T + 2 f - v BS - 2 f

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-2 Summary of the Simple Large Signal MOSFET Model N-channel reference convention: Non-saturation- v = Wµ ocox L (vgs - VT)vDS - v DS 2 + + DS 2 v GS v BS (1 + vds) - - S Fig. 11-1 Saturationi D = Wµ ocox L (vgs-vt)vds(sat)- v DS(sat) 2 2 (1+vDS)= Wµ ocox (vgs-vt) 2L 2 (1+vDS) where: µo = zero field mobility (cm2/volt sec) Cox = gate oxide capacitance per unit area (F/cm2) = channel-length modulation parameter (volts-1) Terms in red are VT = VT + 2 f - vbs - 2 f model parameters VT = zero bias threshold voltage = bulk threshold parameter (volts.5 ) 2 f = strong inversion surface potential (volts) For p-channel MOSFETs, use n-channel equations with p-channel parameters and invert the current. G D + B

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-21 Silicon Constants Constant Symbol V G k ni o si ox Constant Description Value Units Silicon bandgap (27C) Boltzmann s constant Intrinsic carrier concentration (27C) Permittivity of free space Permittivity of silicon Permittivity of SiO2 1.25 1.381x1-23 1.45x11 8.854x1-14 11.7 o 3.9 o V J/K cm-3 F/cm F/cm F/cm

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-22 MOSFET Parameters Model Parameters for a Typical CMOS Bulk Process (.25µm CMOS n-well): Parameter Symbol VT K' 2 F Parameter Description Threshold Voltage (V BS = ) Transconductance Parameter (in saturation) Bulk threshold parameter Channel length modulation parameter Surface potential at strong inversion Typical Parameter Value N-Channel P-Channel Units.5±.15 -.5 ±.15 V 12. ± 1% 25. ± 1% µa/v2.4.6 (V)1/2.32 (L=L min ).6 (L 2L min ).56 (L=L min ).8 (L 2L min ) (V)-1.7.8 V

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-23 Large-Signal Model for Weak Inversion SUBTHRESHOLD MODEL The electrons in the substrate at the source side can be expressed as, n p () = n po exp s V t The electrons in the substrate at the drain side can be expressed as, n p (L) = n po exp s -v DS V t Therefore, the drain current due to diffusion is, = qad n n p(l)- n p () L = W L qxd nn po exp s V 1 - exp - v DS t where X is the thickness of the region in which flows. In weak inversion, the changes in the surface potential, s are controlled by changes in the gate-source voltage, v GS, through a voltage divider consisting of C ox and C js, the depletion region capacitance. d s C ox dv = GS C ox + C = 1 js n where k 2 = k 1 + V T n s = v GS n + k 1 = v GS-V T n 645-4 + k 2 V t Poly Oxide Channel Dep. Substrate C ox C js fs v GS

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-24 Large-Signal Model for Weak Inversion Continued Substituting the above relationships back into the expression for gives, = W L qxd nn po exp k 2 V exp v GS-V T t nv 1 - exp - v DS t V t Define I t as I t = qxd n n po exp k 2 V t to get, = W L I t exp v GS-V T nv 1 - exp - v DS t V t where n 1.5 3 If v DS >, then = I W t L exp v GS-V T nv t 1 + v DS V A The boundary between nonsaturated and saturated is found as, V ov = V DS (sat) = V ON = V GS -V T = 2nV t 1mA V GS =V T 1V V GS <V T v DS Fig. 14-3

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-25 What is Velocity Saturation? SHORT CHANNEL, STRONG INVERSION MODEL The most important short-channel effect in MOSFETs is the velocity saturation of carriers in the channel. A plot of electron drift velocity versus electric field is shown below. An expression for the electron drift velocity as a function of the electric field is, µ n E v d 1 + E/E c where v d = electron drift velocity (m/s) µ n = low-field mobility (.7m2/V s) E c = critical electrical field at which velocity saturation occurs Electron Drift Velocity (m/s) 15 5x14 2x14 14 5x13 1 5 1 6 1 7 Electric Field (V/m) Fig13-1

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-26 Short-Channel Model Derivation As before, J D = J S = W = Q I(y)v d (y) = WQ I (y)v d (y) = WQ I(y)µ n E 1 + E/E 1+ E c E = WQ I (y)µ n E c Replacing E by dv/dy gives, 1 + 1 dv E c dy = WQ dv I(y)µ n dy Integrating along the channel gives, L 1 + 1 v dv DS E c dy dy = WQ I (y)µ n dv The result of this integration is, = µ n C ox 2 1 + 1 v DS E c L W L [2(v GS-V T )v DS -v DS 2] = where = 1/(E c L) with dimensions of V -1. µ n C ox W 2 1 + v DS L [2(v GS-V T )v DS -v DS 2]

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-27 Saturation Voltage Differentiating with respect to v DS and setting equal to zero gives, if V DS (sat) = 1 1 + 2(V GS -V T -1 (V GS -V T ) 1 - (V GS-V T ) 2 + (V GS -V T ) 2 Therefore, < 1 V DS (sat) V DS (sat) 1 - (V GS-V T ) 2 + Note that the transistor will enter the saturation region for v DS < v GS - V T in the presence of velocity saturation.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-28 Large Signal Model for the Saturation Region To develop the large signal model, we will assume that (V GS -V T ) 2 < 1 so that we can substitute the less complex expression of V DS (sat) (V GS -V T ) into the active region version of the model to get, = = K 2 1 + (v GS - V T ) K 2[1 + (v GS -V T )] W L [2(v GS-V T )(v GS -V T )- (v GS -V T )2] W L [ v GS - V T ]2 However, we continue to use the following to define when the MOSFET is in the saturation region, v DS (V GS -V T ) 1 - (V GS-V T ) + 2

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-29 The Influence of Velocity Saturation on the Transconductance Characteristics The following plot was made for K = 11µA/V2 and W/L = 1: Note as the velocity saturation effect becomes stronger, that the drain current-gate voltage relationship becomes linear.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-3 Circuit Model for Velocity Saturation A simple circuit model to include the influence of velocity saturation is is shown: We know that = K W 2L (v GS -V T )2 and or v GS = v GS - R XS v GS = v GS + R SX Substituting v GS into the current relationship gives, = K W 2L (v GS - R SX -V T )2 Solving for results in, = 2 K 1 + K W L R SX(v GS -V T ) W L (v GS - V T )2 Comparing with the previous result, we see that = K W L R SX R SX = L K W = E c K W Therefore for K = 11µA/V2, W = 1µm and E c = 1.5x16V/m, we get R SX = 6.6k.

Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-31 SUMMARY The modeling of this lecture is devoted to understanding how the circuit works The two primary current-voltage characteristics of the MOSFET are the transconductance characteristic and the output characteristic The simple Sah large signal model is good enough for most applications and technology The Sah model can be improved in the region of the knee and for the weak dependence of drain current on drain-source voltage in the saturation region Most designers do not work at minimum channel length because of the channel length modulation effect and because worse matching occurs for small areas The threshold voltage is increased as the bulk-source is reverse biased The subthreshold model accounts for very small currents that flow in the channel when the gate-source voltage is smaller than the threshold voltage The subthreshold current is exponentially related to the gate-source voltage Velocity saturation occurs at minimum channel length and can be modeled by including a source degeneration resistor with the simple large signal model