EE 501 Lab7 Bandgap Reference Circuit

Similar documents
EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

Short Channel Bandgap Voltage Reference

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

Lab 4: Supply Independent Current Source Design

REFERENCE voltage generators are used in DRAM s,

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Sub-1V Curvature Compensated Bandgap Reference. Kevin Tom

Chapter #3: Diodes. from Microelectronic Circuits Text by Sedra and Smith Oxford Publishing

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Microelectronic Circuits, Kyung Hee Univ. Spring, Chapter 3. Diodes

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

DIGITAL VLSI LAB ASSIGNMENT 1

EE 501 Lab 1 Exploring Transistor Characteristics

EE301 Electronics I , Fall

EE 501 Lab 11 Common mode feedback (CMFB) circuit

Experiment 10 Current Sources and Voltage Sources

0.85V. 2. vs. I W / L

3 ppm Ultra Wide Range Curvature Compensated Bandgap Reference

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

High-Speed Serial Interface Circuits and Systems

Objectives The purpose of this lab is build and analyze Differential amplifiers based on NMOS transistors (or NPN transistors).

.dc Vcc Ib 0 50uA 5uA

Homework Assignment 06

ECE315 / ECE515 Lecture 8 Date:

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Homework Assignment 07

Lecture 4: Voltage References

The Differential Amplifier. BJT Differential Pair

Metal-Oxide-Silicon (MOS) devices PMOS. n-type

High Voltage Operational Amplifiers in SOI Technology

Homework Assignment 07

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

BJT Amplifier. Superposition principle (linear amplifier)

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

Tuesday, February 1st, 9:15 12:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

ECEG 350 Electronics I Fall 2017

Revision History. Contents

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

EE 230 Lab Lab 9. Prior to Lab

Chapter 13: Introduction to Switched- Capacitor Circuits

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

EE140: Lab 5, Project Week 2

NOVEMBER 28, 2016 COURSE PROJECT: CMOS SWITCHING POWER SUPPLY EE 421 DIGITAL ELECTRONICS ERIC MONAHAN

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

HW#3 Solution. Dr. Parker. Spring 2014

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

EE 2274 DIODE OR GATE & CLIPPING CIRCUIT

ECEN 474/704 Lab 6: Differential Pairs

Curve Tracer Laboratory Assistant Using the Analog Discovery Module as A Curve Tracer

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Laboratory #9 MOSFET Biasing and Current Mirror

Analog IC: Project: 1.8 Volt Band Gap Reference: Due Date 11/09/2014

Design of Low-Dropout Regulator

Sample and Hold (S/H)

Class #9: Experiment Diodes Part II: LEDs

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

ECE315 / ECE515 Lecture 7 Date:

EE140: Lab 5, Project Week 2

Building Blocks of Integrated-Circuit Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

BANGLADESH UNIVERSITY OF ENGINEERING & TECHNOLOGY

UNIT 4 BIASING AND STABILIZATION

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

Design of Analog CMOS Integrated Circuits

Learning Outcomes. Spiral 2-6. Current, Voltage, & Resistors DIODES

Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

Low Distortion Design 4

Solid State Devices- Part- II. Module- IV

ECEN474/704: (Analog) VLSI Circuit Design Fall 2016

An Analog Phase-Locked Loop

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

ECE Solution to Homework #4

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Fundamentals of Microelectronics

Made of semiconducting materials: silicon, gallium arsenide, indium phosphide, gallium nitride, etc. (EE 332 stuff.)

Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part VII: Noise Inside The Amplifier

Design and Layout of Two Stage High Bandwidth Operational Amplifier

Improved Inverter: Current-Source Pull-Up. MOS Inverter with Current-Source Pull-Up. What else could be connected between the drain and V DD?

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

Atypical op amp consists of a differential input stage,

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

Electronics 1 Lab (CME 2410) School of Informatics & Computing German Jordanian University Laboratory Experiment (10) Junction FETs

Application Note. I C s f o r M o t o r C o n t r o l. Current Limiter for the Motor Control ICs of the TDA514x-family. Report No: EIE/AN93008

ECEN3250 Lab 6 Design of Current Sources Using MOS Transistors

12/01/2009. Practice with past exams

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Experiment #6 MOSFET Dynamic circuits

ELEC 2210 EXPERIMENT 12 NMOS Logic

MASSACHUSETTS INSTITUTE OF TECHNOLOGY Hands-On Introduction to EE Lab Skills Laboratory No. 2 BJT, Op Amps IAP 2008

EE 2274 MOSFET BASICS

Transcription:

Objective: EE 501 Lab7 Bandgap Reference Circuit 1. Understand the bandgap reference circuit principle. 2. Investigate how to build bandgap reference circuit. Tasks and Procedures: The bandgap reference voltage generator is designed to provide a stable reference voltage across the device operating temperature and voltage. The design uses a known BGR circuit, but replaces the PN junction diodes with MOSFET connection diodes. The proposed bandgap voltage reference consists three circuit blocks: a opamp, a bandgap core, and a startup circuit. The Opamp you designed in lab 4 could be used in this lab, which is sufficient for bandgap reference circuit. The bandgap reference circuit is used to generate a temperature independent voltage and is shown below. A key element in a bandgap circuit core is the diode. Unfortunately, AMI 0.5um technology does not have diode models in its library. In this work a PMOS diode connected elements have been used. The drain, gate, and source of the PMOS tied together to form the Anode and the body of the PMOS forms the Cathode. Figure 7.1 shows the PMOS diode used in proposed design. Figure 7.1 Forming a diode irk a PMOS transistor. The PMOS diode has the characteristic below: 1. Exponential relationship of current to voltage across holds. 2. PMOS diode exhibits a negative temperature coefficient similar to regular diodes.

3. The number of parallel component s N affects the cut-in voltage. The bandgap core provides the negative and positive temperature coefficients thru the diode elements. I1 I2 I1b Va Vb I2b I1a dvf I2a Vf1 Vf2 N Multiplier I3 Figure 7.2 Bandgap reference circuit The concept of the proposed BGR is that two currents, which are proportional to and, are generated by only one feedback loop. Fig7.2 presents the BGR circuit. The NMOS transistor dimensions are the same. The op-amp is so controlled that the voltages of and are equalized Therefore, the gates NMOS are connected to a common node so that the current, and becomes the same value due to the current mirror = = In this case, = and =

is proportional to is proportional to Here, is the sum of and, and is mirrored to Therefore, the output voltage of the proposed BGR, becomes is determined by the resistance ratio of, and and little influenced by the absolute value of the resistance. The NMOS are required to operate in the saturation region. Build the bandgap reference circuit in above and determine the resistance ratio to generate a bandgap reference voltage which is temperature invariant. You should also ensure that your op-amp is capable of driving the resistive loads. Here is a sample vs. Temperature plot. The is around 1.2V at room temperature. Figure 7.3 vs. Temperature

The temperature coefficient(tc) was calculated using equation ( ) ( ) ( ) Then sweep V DD from 2 to 3.3V and observe the independence with V DD. Figure 7.3 vs. V DD In simulation, you circuit may be able to start up easily. However, it doesn t guarantee that your circuit can start up after fabrication. So you should consider startup as a potential problem during the preliminary design phase. Build startup circuit as below or you can use other startup structure.

Figure 7.4 Bandgap reference circuit with startup circuit