Operating Instructions

Similar documents
OPERATING MANUAL DIGITALLY CONTROLLED FREQUENCY SYNTHESIZED OSCILLATOR MODEL NUMBER: ADSDFS-A DOCUMENT NUMBER: 51A19937C

Digital Step Attenuator

3 GHz to 6 GHz Frequency Synthesizer

MTS2500 Synthesizer Pinout and Functions

Digital Step Attenuator

Fast Dynamic Parallel Data Interface for the NGD RF Driver

SP4T RF Switch 50 Ω Absorptive RF switch 1 to 6000 MHz Internal driver, Single Supply Voltage 2.3V to 3.6V

RF-LAMBDA LEADER OF RF BROADBAND SOLUTIONS

Preliminary Datasheet

DC GHz GHz

Digital Step Attenuator

Function Block DIGITAL PLL. Within +/- 5ppm / 10 years (Internal TCXO Stability) 1 External Reference Frequency Range: 10MHz +/- 100Hz

DS1021 Programmable 8-Bit Silicon Delay Line

MODEL DDS8par 48-bit Binary Parallel Controlled Synthesizer

= +25 C, Vcc = +3.3V, Z o = 50Ω (Continued)

PE3282A. 1.1 GHz/510 MHz Dual Fractional-N PLL IC for Frequency Synthesis. Peregrine Semiconductor Corporation. Final Datasheet

NTE74S188 Integrated Circuit 256 Bit Open Collector PROM 16 Lead DIP Type Package

DS1867 Dual Digital Potentiometer with EEPROM

= +25 C, Vdd = Vs= P/S= +5V

Digital Step Attenuator

MB1503. LOW-POWER PLL FREQUENCY SYNTHESIZER WITH POWER SAVE FUNCTION (1.1GHz) Sept Edition 1.0a DATA SHEET. Features

= +25 C, Vdd = Vs= P/S= +5V

Macroblcok MBI5042 Application Note-VB.01-EN

Preliminary Datasheet

MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D3418 LOW NOISE)

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

- min. - min. VSWR (Max) 2:1. Control Interface (User Specific Interface Available upon Request) RoHS Compliance

RUDAT-13G-90. The Big Deal

INSTALLATION & OPERATING INSTRUCTIONS

OBSOLETE. Output Power for 1 db Compression dbm Output Third Order Intercept Point (Two-Tone Output Power= 12 dbm Each Tone)

RUDAT-13G-60. The Big Deal

TABLE 1: PART NUMBER SPECIFICATIONS. PART DELAYS AND TOLERANCES INPUT RESTRICTIONS NUMBER Inherent Delay (ns)

Variable Gain 100 MHz Wideband Voltage Amplifier

Appendix C. LW400-09A Digital Output Option

RF-LAMBDA LEADER OF RF BROADBAND SOLUTIONS

Variable-Gain High Speed Current Amplifier

Variable-Gain High Speed Current Amplifier

"High Frequency Ceramic Solutions"

INL PLOT REFIN DAC AMPLIFIER DAC REGISTER INPUT CONTROL LOGIC, REGISTERS AND LATCHES

HMC1095LP4E v db LSB GaAs MMIC 6-BIT 75 Ohms DIGITAL ATTENUATOR, DC - 3 GHz. Typical Applications. Functional Diagram. General Description

PHASE-LOCKED OSCILLTOR TO 16 GHz PLO-SFSO/MFSO-B1-S/E/C

Pre-Amplifier SPA Series

DRF2018A113 Low Power Audio FM Transmitter Module V1.00

Digital Attenuator, 31.5 db, 6-Bit, TTL Driver, DC-4.0 GHz. Parameter Test Conditions Frequency Units Min Typical Max

200GTL ALIGNMENT REVISION: 1.0 BURKE MODEL: 200GTL REVISION: 1.2 DATE: 02/14/06. Total Pages: 6 pages. Page:1 print date: 9/23/09

Features. = +25 C, Vcc (Dig), Vcc (Amp), Vcc (RF) = +5V

Digital Step Attenuator

MAPS Digital Phase Shifter 4-Bit, GHz. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information 1

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

Features OBSOLETE. Parameter Min. Typ. Max. Units. Frequency Range GHz Insertion Loss 5 7 db. Input Return Loss 16 db

Solid State General Communication Power Amplifier

GPS Networking Inc. ALDCBS 1 X 2

Coaxial switching products

Features. = +25 C, Vcc = +3.3V, Z o = 50Ω

DS1868B Dual Digital Potentiometer

ADS9850 Signal Generator Module

Features. = +25 C, Vcc = +5V

MICROWAVE FREQUENCY SYNTHESIZER QP-FSPLL USER MANUAL

DS1267B Dual Digital Potentiometer

TQP4M9083 High Linearity 7-Bit, 31.75dB Digital Step Attenuator

MAX3503/MAX3505 Evaluation Kits

RF FRONT-END FOR SYSTEM INTEGRATORS

HMC629ALP4E. 3 db LSB GaAs MMIC 4-BIT DIGITAL ATTENUATOR, DC - 10GHz. Typical Applications. Functional Diagram. General Description

SPT BIT, 100 MWPS TTL D/A CONVERTER

OBSOLETE. RF Output DOC-02145

Series CCS-37S/CS-37S Miniature DC 18 GHz Latching TRANSFER Coaxial Switch


HMC346MS8G / 346MS8GE

Features. = +25 C, With Vdd = Vdd1 = +5V, Vss = -5V. Parameter Frequency (GHz) Min. Typ. Max. Units GHz GHz

Series CCRT-33S/CRT-33S Internal 50Ω Termination DC 18 GHz/DC-22 GHz Latching SPDT Coaxial Switch

CPDC2X1. 2X1 GPS Combiner Technical Product Data

Frequency vs. Tuning Voltage, Vcc = +5V OUTPUT FREQUENCY (GHz) Frequency vs. Tuning Voltage, T= 25 C OUTPUT F

Features. = +25 C, With 0/+5V Control, 50 Ohm System

Features. = +25 C, Vcc (Dig), Vcc (Amp), Vcc (RF) = +5V. Parameter Min. Typ. Max. Units Fo Fo/4 RFOUT RFOUT/4

Digital Step Attenuator

7 GHz INTEGER N SYNTHESIZER CONTINUOUS (N = ), NON-CONTINUOUS (N = 16-54) Features

Preliminary Datasheet

GPS Splitter 1 in Rack Mount

MONOLITHIC 8-BIT PROGRAMMABLE DELAY LINE (SERIES 3D7438)

A 4 A 3 A 2 ROW DECODER 64K x 16 RAM Array I/O 1 I/O X 2048 I/O 9 I/O 16

Preliminary Datasheet

SKY LF: GHz Five-Bit Digital Attenuator with Serial-to-Parallel Driver (0.5 db LSB)

2-18 GHz Radar Warning Receiver

RF RECEIVER DECODER RDF1. Features Complete FM Receiver and Decoder. Applications

FMSW6124 DATA SHEET. Transfer Latching Electro-Mechanical Relay Switch From DC to 40 GHz, 5 Watts with Indicators, TTL, Self Cut Off, Diodes, 2.

LMS Series Lab Brick Synthesized Signal Generator

Data Sheet SC5317 & SC5318A. 6 GHz to 26.5 GHz RF Downconverter SignalCore, Inc. All Rights Reserved

Insertion Loss INSERTION LOSS () C +85C -4C Normalized Attenuation (Only Major States are Shown)

2.9 GHz PLL for SAT TV Tuner with UNi-Bus. 14 bit Shift Reg. 15 bit Latch LOCK. SET 15/14 bit counter. Phase detector

Features. = +25 C, 50 Ohm System, Vcc= 5V

PRELIMINARY C106A 1. 7C106A 12 7C106A 15 7C106A 20 7C106A 25 7C106A 35 Maximum Access Time (ns) Maximum Operating

RFDA4005TR13. 6-Bit, Digital Controlled Variable Gain Amplifier 50MHz to 4000MHz

Features. = +25 C, Vcc = +5V [1]

Series CCT-58S/CT-58S Multi-Throw DC-26.5 GHz Normally Open Coaxial Switch

HMC542LP4 / 542LP4E v

Maxim Integrated Products 1

RFDA3016 Digital Controlled Variable Gain Amplifier 3000MHz to 3800MHz, 6-Bit 0.5dB LSB Control

Rev. No. History Issue Date Remark. 0.0 Initial issue January 3, 2002 Preliminary

Model 25D Manual. Introduction: Technical Overview:

DS H01 DIGITAL SYNTHESIZER MODULE SYSTEM SOLUTIONS. Features Applications 174 x 131 x 54 mm. Technical Description

Transcription:

6 18 GHz Frequency Synthesizer PFS-618-CD-1 Operating Instructions

1) Frequency Control The Frequency Control Code is constructed of 17 bits (A0 - A16). The following equation and table describe the frequency code construction. Output Frequency [MHz] = 6000.0 + 0.1 * Tuning Word [Decimal] Note: Tuning words above 120000 [Decimal] (18 GHz) are invalid. Example : Freq. A16......A0 [MHz] MSB LSB 6000 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18000 1 1 1 0 1 0 1 0 0 1 1 0 0 0 0 0 0

2) Latch One bit (LE) controls the way data is transferred from the Tuning Word to the output frequency. Applying logic 1 to this input will cause the output frequency to follow the Tuning Word, while applying logic 0 will cause the output frequency to remain latched, irrespective of the Tuning Word. In order to change the output frequency, the latch should be set to logic 1 200 ns after changing the tuning word for a duration of at least 20 ns. The latch should then be returned to logic 0 to remain latched at the new frequency. The output frequency will only change on the rising edge of the latch. Timing Diagram - Latch Tuning Word: Latch: Latch 200ns, min. 20ns, min. 200ns, min. 3) Modulation Enable (1) / Disable (0) One bit enables or disables modulation. Applying logic 1 to this input will enable modulation. This pin must be left continuously at logic 1 while modulation is in use. Once modulation is enabled for a minimum period of 200 ns, the tuning word and latch must be sent to allow the signal on the modulation input (J4) to affect the RF output frequency.

Similarly, to disable modulation, a logic 0 must be applied to this input. Again, the modulation must be disabled for a minimum of 200 ns prior to sending the latch pulse. When modulation is not in use, this pin must be held at logic 0 for normal operation. 3) RF Output J1, SMA female connector is used for the RF output. 4) Modulation Input J4, SMA female connector is used for the FM modulation port. Input impedance : 50Ω ± 10%. This input allows a signal from DC to 10 MHz with a maximum of 8 Volts peak-peak. 5) J2 - Pin Assignment Pin No. Function Description Notes 1 A16 Tuning Word MSB 3 2 A14 Tuning Word 3 3 A12 Tuning Word 3 4 A10 Tuning Word 3 5 A8 Tuning Word 3 6 A6 Tuning Word 3 7 A4 Tuning Word 3 8 N.C. No Connection 2 9 LE Latch Enable 3 10 N.C. No Connection 2 11 GND Ground 1 12 N.C. No Connection 2 13 N.C. No Connection 2 14 N.C. No Connection 2 15 N.C. No Connection 2

16 N.C. No Connection 2 17 A1 Tuning Word 3 18 N.C. No Connection 2 19 A0 Tuning Word LSB 3 20 A15 Tuning Word 3 21 A13 Tuning Word 3 22 A11 Tuning Word 3 23 A9 Tuning Word 3 24 A7 Tuning Word 3 25 A5 Tuning Word 3 26 A3 Tuning Word 3 27 A2 Tuning Word LSB 3 28 N.C. No Connection 2 29 GND Ground 1 30 N.C. No Connection 2 31 N.C. No Connection 2 32 N.C. No Connection 2 33 N.C. No Connection 2 34 N.C. No Connection 2 35 MOD Modulation 3 Enable(1) / Disable(0) 36 N.C. No Connection 2 37 GND Ground 1 Notes : 1. Pins 11, 29, and 37 should be grounded. 2. Pins 8, 10, 12 through 16, 18, 28, 30 through 34, and 36 shouldn t be connected. (These pins are used in factory for programming purposes only). 3. Logic Levels: Logic level Input level 0-0.3 to 0.8 V 1 2.0 to 5.0 V

6) J3 - Pin Assignment Pin No. Function Description 1 +5V Supply Voltage 2-12V Supply Voltage 3 +12V Supply Voltage 4 +5V (R) +5V Return (GND) 5-5V Supply Voltage 6-12V (R) -12V Return (GND) 7 +12V (R) +12V Return (GND) 8 +12V (R) +12V Return (GND) 9 +12V Supply Voltage Note: Ensure voltages are at their correct levels at the input to the module. The positive supplies are capable of supplying more than 1 amp each, and the wires carrying the current should be rated appropriately.