Analysis and Implementation of a Digital Converter for a WiMAX System

Similar documents
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application

Keywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.

Implementation of CIC filter for DUC/DDC

Sine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio

Area & Speed Efficient CIC Interpolator for Wireless Communination Application

VLSI Implementation of Digital Down Converter (DDC)

High Speed & High Frequency based Digital Up/Down Converter for WCDMA System

CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR

ECE 6560 Multirate Signal Processing Chapter 11

Implementing DDC with the HERON-FPGA Family

Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs

Realization of Programmable BPSK Demodulator-Bit Synchronizer using Multirate Processing

The Loss of Down Converter for Digital Radar receiver

DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM

An Overview of the Decimation process and its VLSI implementation

On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications

A Simulation of Wideband CDMA System on Digital Up/Down Converters

FPGA Based Hardware Efficient Digital Decimation Filter for - ADC

VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications

Design and Implementation of Efficient FIR Filter Structures using Xilinx System Generator

Multistage Implementation of 64x Interpolator

THE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS

A PROTOTYPING OF SOFTWARE DEFINED RADIO USING QPSK MODULATION

DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE

Chapter 9. Chapter 9 275

Presentation Outline. Advisors: Dr. In Soo Ahn Dr. Thomas L. Stewart. Team Members: Luke Vercimak Karl Weyeneth. Karl. Luke

Implementation of Decimation Filter for Hearing Aid Application

Exploring Decimation Filters

Aparna Tiwari, Vandana Thakre, Karuna Markam Deptt. Of ECE,M.I.T.S. Gwalior, M.P, India

Department of Electrical and Electronics Engineering Institute of Technology, Korba Chhattisgarh, India

Symbol Timing Recovery Using Oversampling Techniques

Multirate DSP, part 1: Upsampling and downsampling

Programmable Decimation Filter Design For Multi-Standards Software Defined Radio (SDR) Reciever

Hardware/Software Co-Simulation of BPSK Modulator Using Xilinx System Generator

FPGA Prototyping of Digital RF Transmitter Employing Delta Sigma Modulation for SDR

Interpolation Filters for the GNURadio+USRP2 Platform

Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator

Key words: OFDM, FDM, BPSK, QPSK.

Research on DQPSK Carrier Synchronization based on FPGA

A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM

DATA INTEGRATION MULTICARRIER REFLECTOMETRY SENSORS

Optimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for Multi-Standard Wireless Transceivers

Design of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology

Design Implementation Description for the Digital Frequency Oscillator

Designing of Charge Pump for Fast-Locking and Low-Power PLL

Implementation of FPGA based Design for Digital Signal Processing

Performance Enhancement of WiMAX System using Adaptive Equalizer

LLRF4 Evaluation Board

Low-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications

Oversampling D/A Converter Design for Improved Signal to Quantization Noise Ratio

FPGA Based 70MHz Digital Receiver for RADAR Applications

Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering

PRODUCT HOW-TO: Building an FPGA-based Digital Down Converter

Noise estimation and power spectrum analysis using different window techniques

Software Design of Digital Receiver using FPGA

FFT Based Carrier Recovery with Lower Processing Speed Using DSP Techniques

Experiment 6: Multirate Signal Processing

Multi-Channel Digital Up/Down Converter for WiMAX Systems

A R DIGITECH International Journal Of Engineering, Education And Technology (ARDIJEET) X, VOLUME 2 ISSUE 1, 01/01/2014

BPSK System on Spartan 3E FPGA

Digital Beamforming Using Quadrature Modulation Algorithm

DIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

Signal Processing Techniques for Software Radio

IMPLEMENTATION OF MULTIRATE SAMPLING ON FPGA WITH LOW COMPLEXITY FIR FILTERS

Comparison of Different Techniques to Design an Efficient FIR Digital Filter

DESIGN AND IMPLEMENTATION OF QPSK MODULATOR USING DIGITAL SUBCARRIER

THIS work focus on a sector of the hardware to be used

Implementation of OFDM Modulated Digital Communication Using Software Defined Radio Unit For Radar Applications

ADC Clock Jitter Model, Part 2 Random Jitter

Design and Simulation of Two Channel QMF Filter Bank using Equiripple Technique.

ADC Clock Jitter Model, Part 1 Deterministic Jitter

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications

FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop

Design Low Noise Digital Decimation Filter For Sigma-Delta-ADC

Multi-carrier Modulation and OFDM

Receiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends

Pulsed VNA Measurements:

Digital Signal Processing Techniques

Low Cost Transmitter For A Repeater

Interference Analysis of Downlink WiMAX System in Vicinity of UWB System at 3.5GHz

DIGITAL DOWN/UP CONVERTERS FUNDAMENTALS. TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal

ELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises

Optimized Design of IIR Poly-phase Multirate Filter for Wireless Communication System

Design and Implementation of Digital Signal Processing Hardware for a Software Radio Reciever

Analysis of Co-channel Interference in Rayleigh and Rician fading channel for BPSK Communication using DPLL

Keysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers

AN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE

Performance Analysis of Concatenated RS-CC Codes for WiMax System using QPSK

Receiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends

Telecommunication Electronics

Design of Digital Filter and Filter Bank using IFIR

TestData Summary of 5.2GHz WLAN Direct Conversion RF Transceiver Board

Faculty of Information Engineering & Technology. The Communications Department. Course: Advanced Communication Lab [COMM 1005] Lab 6.

Pipeline vs. Sigma Delta ADC for Communications Applications

Mobile & Wireless Networking. Lecture 2: Wireless Transmission (2/2)

Wideband Frequency Synthesizer Implementation using FPGA

SOFTWARE DEFINED RADIO

OFDM AS AN ACCESS TECHNIQUE FOR NEXT GENERATION NETWORK

DS-UWB signal generator for RAKE receiver with optimize selection of pulse width

Transcription:

Analysis and Implementation of a Digital Converter for a WiMAX System Sherin A Thomas School of Engineering and Technology Pondicherry University Puducherry-605 014, India sherinthomas1508 @gmail.com K. Anusudha School of Engineering and Technology Pondicherry University Puducherry-605 014, India anusudhak@yahoo.co.in Abstract: At present we can see that in a digital communication system, sample rate conversion plays a vital role. Digital up/down converters are basically used for multirate signal processing. In this paper, an enhanced model for digital up/down converter is designed for WiMAX applications. The input signal is given in the frequency range of 50 MHz. For WiMAX specificapplications, the signal is upsampled to a frequency of 2.4GHz. The upsampled signal can be down converted using DDC. The up/down sampled signal is modulated with a high frequency carrier signal generated using a direct digital synthesizer. The obtained output signal is an up/down sampled signal. An enhanced and modified DUC/DDC is designed by considering various parameters and aspects. These filters are designed and simulated using MATLAB Simulink 2014a. Keywords DUC- Digital Up Converter; DDC- Digital Down converter; CIC- Cascaded Integrator Comb; Decimation; Interpolation; DDS-Direct Digital Synthesizer; WiMAX-Wireless Interoperability for microwave access I. INTRODUCTION Today in the present scenario, at every nook and corner of our life we are either surrounded by wired or wireless devices. The development in wireless technology led to the WiMAX (Wireless Interoperability for microwave access) system. WiMAX uses IEEE 802.16 standard for broadband wireless access network. WiMAX can be used for mobile and various other wireless applications. It can act as an alternative to cable and DSL (Digital subscriber lines). With the evolution of 4G mobile phones, WiMAX also plays an important part in it. The carrier frequency mostly ranges from 10 to 66 MHz. WiMAX extensively uses three digital wireless technologies and those are OFDM along withqam, BPSK and QPSK. The fundamental principle behind the WiMAX is that it uses OFDM that uses orthogonal signals and each signal is digitally modulated using a carrier signal. The basic problem confronted in GSM is to have different sampling rates while transmission or receiving the signal.so different multirate signal processing is being used for the sample rate conversion. This goal can be accomplished by two methods:first is by using a digital-to-analog converter and secondly by designing a system that works in a pure digital domain [3], [4]. Using digital system, sample rate conversion is achieved by using a Digital Up Converter or Digital Down Converter [1]. Digital Up Converter converts low sampled baseband signal into an intermediate frequency at the transmitterside. At the receiver side, a Digital Down Converter translates intermediate frequency to a baseband signal. II. SYSTEM MODEL The basic design of a digital up converter and a digital down converter and the basic components used for designing them are discussed in the paper. A. Digital Up Converter The digital Up Converter is a digital device used for conversion of the digital baseband signal to an intermediate frequency by a factor I, where I is the interpolating factor. The DUC system primarily ISSN: 2455-1341 http://www.engjournal.org Page 1

dwells of a Cascaded Integrator Comb (CIC) filter, CIC compensation filter, multiplier and a direct digital synthesizer [6]. The block diagram of digital Up Converter (DUC) is depicted in the fig. 1. loops, local oscillators and in various other subsystems. It generates signals using digital techniques. Fig 3 shows the basic block diagram of DDS. The basic components present in a DDS are an NCO (Numerically Controlled Oscillator), frequency reference and a Digital-to-Analog converter (DAC). The NCO block basically comprises of a PhaseAccumulator (PA) and Phaseto-Analog Converter (PAC) [3]. The DDS works by storing various points of the waveform in a digital form and then recalling them to generate the waveform. Fig 1 Block diagram of Digital up converter Freq Reference PA PAC DAC The input signal is first passed through a CIC filters that upsamples the low sampling rate signal to higher rate signal. Now, the signal with higher sampling rate is modulated with a high frequency carrier signal generated by a Direct Digital Synthesizer (DDS) [8]. B. Digital Down Converter A Digital Down Converter as name suggests it converts the received intermediate frequency signal at a higher sampling rate into lower frequency by a factor D, where D is the decimating factor. The DUC system primarily dwells of a Cascaded Integrator Comb (CIC), CIC compensation filter, digital multiplier and a direct digital synthesizer [8]. The block diagram of digital up converter (DUC) is depicted in the fig. 2. Fig.3 Block diagram of DDS In the phase accumulator, the phase of the signal is held and is increased at regular intervals. Hence, it acts like a counter. Now, the phase has to be converted back into the digital representation of the waveform. This is done by waveform map as shown in fig 4. V a V b Ө 2 Output signal Ө 1 LPF Fig.4 Operation of the phase accumulator in a DDS Fig. 2 Block diagram of Digital down converter In DDC, the intermediate frequency signal is first modulated with a carrier signal that is generated by a Direct Digital Synthesizer (DDS). Then, the signal is down sampled through a CIC filter by a factor D. C. Direct Digital Synthesizer (DDS) Direct digital synthesizer is a method used for generating radio frequency signals from a single frequency. They are used for various applications such as signal generation, digital phase locked D. Cascaded Integrator Comb (CIC) Filter For designing a decimation and interpolation, CIC filters are the most relevant narrowband low pass filters. They are also noted as Moving Average Filter since it has an impulse response of rectangular shape [10]. CIC filters are realized by cascading an Integrator section with a Comb section [7], [9]. Lesser numbers of computations are required by these filters, hence they consume less power; however, a large pass band droop is present in the frequency response [9]. When CIC filter is used as an interpolator, the comb part comes first followed by an integrator section as shown in fig.5. The comb part is kept at ISSN: 2455-1341 http://www.engjournal.org Page 2

lower sampling rate. Here the integrator portion acts as an anti-imaging filter to remove unwanted spectral images [7], [5]. y(n) R + + Z -D - x(n-d) Fig.5. CIC Interpolator Z -1 x(n) and the foremost the incoming upsampled signal of frequency 2.4 GHz coming from the digital up converter is modulated with a high frequency carrier signal generated by Direct Digital Synthesizer. Now, the modulated signal is down sampled by a factor of 48. The down sampling factor is given in the form of cascading the CIC filters and FIR filter. Ultimately the down sampled signal is passed through a FIR filter to compensate the frequency droop that occurred due to CIC filters. When CIC filter is used as a decimator, the integrator part comes first followed by a comb section as shown in fig.6. Here the integrator portion acts as an anti-aliasing filter to remove spectral aliasing [7], [5]. x(n) - x(n-d) + + Z -1 Z -D R Fig.6. CIC Decimator E. Cascading of the CIC filter CIC filters can be cascaded together to improve the stop band attenuation. The length of the filter decreases as a result of cascading. This in return reduces the memory requirement [10]. In order to get a better response for the given model that has the interpolation and decimation factor of 48, the cascading can be done as (4, 3, 4), (3, 4, 4) and (4, 4, 3). A better response is observed in (4, 4, 3), when the cascading is done while taking the bigger numbers first. III. PROPOSED IMPROVISED MODEL A. Digital Up Converter For implementing a DUC,the input signal given is sampled up to a frequency of 50MHzas illustrated in fig.7. For WiMAX applications, the spectrum bands that can be used are from 2-11 GHz. Hence, in this paper the uplink frequency is taken as 2.4 GHz. Thus, the signal is upsampled by a factor of 48 by passing the signal through a CIC interpolation filter followed by a FIR filter. Cascading of the CIC filter is done so as to get a better response. The upsampled signal is then modulated with a high frequency carrier signal that is being generated by Direct Digital Synthesizer. Now, the signal obtained is an upsampled signal having frequency of 2.4 GHz. B. Digital Down Converter For implementing a DDC, the basic blocks are as same required for DUC as illustrated in fig.7. First IV. Fig.7 Simulink model of a WiMAX system SIMULATION RESULTS The reference model for Digital Up/Down converter is developed based upon the specification given in table I using MATLAB Simulink. Fig. 8 and 9 depicts the filter response of the CIC Interpolator and CIC decimator respectively. Fig 10 and 11 shows the in phase and quad phase input signal of 50 Mhz. Fig 12 depicts the output of 2.4 GHz. Fig 13 and 14 represents the decimated in phase and quad output of 50MHZ. Block Sine wave CIC filter TABLE I. SPECIFICATIONS OF BLOCKS Parameter Frequency Sample time Interpolation/ Decimation factor Block specification DUC 50 khz 10 ns 48 (4,4,3) Differential 1 delay Number of 5 section FIR filter Filter type Interpolation Simulation time ------------ 250µs DDC 50 khz 0.55ns 48 (4,4,3) 2 2 Decimation 250µs ISSN: 2455-1341 http://www.engjournal.org Page 3

Fig.12 Output signal of DUC Fig.8 Filter response of CIC Interpolator Fig.13 In-phase output signall of DDC Fig.9 Filter response of CIC Decimator Fig.14 In-phase output signall of DDC ACKNOWLEDGEMENT Fig 10 Input signal (in phase) Fig 11 Input signal (quad phase) I would like to thank Dr. K Anusudha, Assistant Professor Pondicherry University for her constant guidance, support, motivation and encouragement throughout the course of this project without which this work would not have been successfully complete. I express my thankfulness to Dr. R Nakkeeran,Head, for providing me the best facilities in the department and his timely suggestions for constant improvement. I would like to extend my sincere gratitude toward Dr P. Samundiswary and Dr. T. Shanmuganantham for their insightful comments, constructive ideas and everlasting support.i am graceful to Dr. P Dhanavanthan, Dean, School of Engineering and Technology for his guidance and motivation for the successful completion of this work ISSN: 2455-1341 http://www.engjournal.org Page 4

V. CONCLUSION AND FUTURE WORK This paper focuses on the implementation of Digital Up and Down converters in a WiMAX system which is used for sample rate conversion. CIC filters are used for the implementing of DUC and DDC. The proposed model of both DUC/DDC is an improvised model in terms of better output response by taking into consideration various parameters. Cascading of one CIC filters with the other improves the overall response of the system and better stop band attenuation. Different parameters were taken into consideration for the designing of a DUC as well as DDC such as the input frequency, interpolation and decimation factor so that the frequency is in the range for WiMAX system. The design can be used as a subsystem for designing any communication system in which up or down conversion of the signal is required. The complexity of the structure increase as we increase the number of the filters. As we increase the Interpolation factors, frequency droop increase. Hence better compensation techniques should be introduced to modify the pass band and stop band of the CIC filter. REFERENCES [1] E. B. Hogenauer, An economical class of digital filters for decimation and interpolation, IEEE transaction on acoustics, speech, and signal processing, Vol.29, No.2, pp.155-162, April 1981 [2] L. Erup, R.M. Gardner, and R.A. Harris, Interpolation in digital modems - Part 11: Implementation and performance, IEEE Trans. Comm. vol. 41, pp. 998-1008, 1993 [3] Proakis and Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, 3e 1996, Prentice Hall Inc.ISBN-0-13- 3943389 [4] Salivahanan, Vallavaraj, Gnanapriya, Digital Signal Processing, 2000, Tata McGraw-Hill Publishing Company Limited, ISBN-0-07- 463996-X [5] Ricardo A. Losada, Digital Filters with Matlab, The Math works Inc, May 2008 [6] Design and FPGA Implementation of High Speed, Low Power Digital Up Converter for PowerLine Communication Systems, European Journal of Scientific Research, ISSN 1450-216X Vol.25 No.2 (2009), pp.234-249, Euro Journals Publishing, Inc. 2009 [7] Matthew P. Donadio, CIC Filter Introduction, For Free Publication by Iowegian, 2010 [8] Santhosh Y, Namita Palacha and Cyril Prasanna Raj, Design and VLSI Implementation of interpolators/decimators for DUC/DDC. Third International Conference on Emerging Trends in Engineering and Technology, pp 755-799, 2010 [9] Hansa Rani Gupta, Rajesh Mehra, Analysis & Implementation of High Cascaded Integrated Comb for Software Defined Radios Application, IEEE conference on Image Information Processing, pp 97-101, 2015 [10] Devarpita Sinha, Sanjay Kumar, CIC filter for sample rate conversion in software defined radio, World conference on Futuristic trends in Research and Innovation for Social welfare, 2016 ISSN: 2455-1341 http://www.engjournal.org Page 5