Design, Control and Application of Modular Multilevel Converters for HVDC Transmission Systems by Kamran Sharifabadi, Lennart Harnefors, Hans Peter

Similar documents
Control of Chaos in Positive Output Luo Converter by means of Time Delay Feedback

Figure 1. DC-DC Boost Converter

Figure 1. DC-DC Boost Converter

Design of Shunt Active Filter for Harmonic Compensation in a 3 Phase 3 Wire Distribution Network

Low Switching Frequency Active Harmonic Elimination in Multilevel Converters with Unequal DC Voltages

Figure.1. Basic model of an impedance source converter JCHPS Special Issue 12: August Page 13

Harmonic Balance of Nonlinear RF Circuits

Modeling of nonlinearities in MMC stations for real-time and offline simulation

High Speed ADC Sampling Transients

An Efficient Bridgeless PFC Cuk Converter Based PMBLDCM Drive

Implementation of Fan6982 Single Phase Apfc with Analog Controller

Soft-Switched CCM Boost Converter with High Voltage Gain for High Power Applications

Three-Phase Grid-Connected PV System With Active And Reactive Power Control Using dq0 Transformation

High Gain Soft-switching Bidirectional DC-DC Converters for Eco-friendly Vehicles

University of Bristol - Explore Bristol Research. Peer reviewed version. Link to published version (if available): /ECCE.2016.

IEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES

A High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode

Modeling and Control of a Cascaded Boost Converter for a Battery Electric Vehicle

Simulation and Closed Loop Control of Multilevel DC-DC Converter for Variable Load and Source Conditions

The Performance Improvement of BASK System for Giga-Bit MODEM Using the Fuzzy System

A study of turbo codes for multilevel modulations in Gaussian and mobile channels

DC Side Current Balancing of Two Parallel Connected Interleaved Three-Phase Three-Switch Buck-Type Unity Power Factor PWM Rectifier Systems

Rejection of PSK Interference in DS-SS/PSK System Using Adaptive Transversal Filter with Conditional Response Recalculation

STUDY OF MATRIX CONVERTER BASED UNIFIED POWER FLOW CONTROLLER APPLIED PI-D CONTROLLER

Dual Functional Z-Source Based Dynamic Voltage Restorer to Voltage Quality Improvement and Fault Current Limiting

A Novel Soft-Switching Converter for Switched Reluctance Motor Drives

High Speed, Low Power And Area Efficient Carry-Select Adder

HIGH STEP-UP DC-DC CONVERTER FOR FUEL CELL POWERED RESIDENTIAL POWER GENERATION SYSTEM

Shunt Active Filters (SAF)

Voltage Quality Enhancement and Fault Current Limiting with Z-Source based Series Active Filter

An Improved Active Filter Technique for Power Quality Control under Unbalanced Dynamic Load Condition

An Adaptive Over-current Protection Scheme for MV Distribution Networks Including DG

Improvement of the Shunt Active Power Filter Dynamic Performance

A Simple, Efficient, and EMI-Optimized Solar Array Inverter

Available online at ScienceDirect. Procedia Computer Science 85 (2016 )

Digital Differential Protection of Power Transformer Using Matlab

BI-DIRECTIONAL EDGE-RESONANT SWITCHED CAPACITOR CELL-ASSISTED SOFT-SWITCHING PWM DC DC CONVERTER FOR RENEWABLE ENERGY APPLICATIONS

Fuzzy Logic Controlled Shunt Active Power Filter for Three-phase Four-wire Systems with Balanced and Unbalanced Loads

Adaptive System Control with PID Neural Networks

Calculation of the received voltage due to the radiation from multiple co-frequency sources

Comparison of Reference Compensating Current Estimation Techniques for Shunt Active Filter

Closed Loop Topology of Converter for Variable Speed PMSM Drive

Study on Different Types of Controlling Techniques Used For Interleaved DC-DC Boost Converters

AFV-P 2U/4U. AC + DC Power Solutions. series. Transient Generation for Disturbance Tests. only. High Performance Programmable AC Power Source

International Journal of Scientific & Engineering Research, Volume 5, Issue 4, April-2014 ISSN

D-STATCOM Optimal Allocation Based On Investment Decision Theory

Hassan II University, Casablanca, Morocco

THE GENERATION OF 400 MW RF PULSES AT X-BAND USING RESONANT DELAY LINES *

Full Bridge MMC Converter Optimal Design to HVDC Operational Requirements

ECE315 / ECE515 Lecture 5 Date:

Design, Control and Application of Modular Multilevel Converters for HVDC Transmission Systems by Kamran Sharifabadi, Lennart Harnefors, Hans-Peter

Signal reconstruction in ANS-DM decoder

A Series Connected Three-Level Inverter Topology For Medium Voltage Squirrel Cage Motor Drive Applications

Control of Venturini Method Based Matrix Converter in Input Voltage Variations

POWER FLOW ANALYSIS OF POWER SYSTEM EMBEDDED WITH UPFC USING PSASP PROGRAM

Passive Filters. References: Barbow (pp ), Hayes & Horowitz (pp 32-60), Rizzoni (Chap. 6)

Power Quality Improvement in an Autonomous Microgrid under Nonlinear Load using Control Strategies

The Application of Interpolation Algorithms in OFDM Channel Estimation

An Improved Active Front End Non- Regenerative Rectifier System Employing a Five-Limb Inductor

A Novel Soft-Switching Two-Switch Flyback Converter with a Wide Operating Range and Regenerative Clamping

Micro-grid Inverter Parallel Droop Control Method for Improving Dynamic Properties and the Effect of Power Sharing

ACTIVE RESISTANCE EMULATION IN THREE-PHASE RECTIFIER WITH SUBOPTIMAL CURRENT INJECTION

Digital Transmission

Relevance of Energy Efficiency Gain in Massive MIMO Wireless Network

Lecture 10: Bipolar Junction Transistor Construction. NPN Physical Operation.

Efficient Large Integers Arithmetic by Adopting Squaring and Complement Recoding Techniques

Walsh Function Based Synthesis Method of PWM Pattern for Full-Bridge Inverter

HIGH PERFORMANCE ADDER USING VARIABLE THRESHOLD MOSFET IN 45NM TECHNOLOGY

Power Factor Correction with AC-DC Buck Converter

Analysis, Design, and Simulation of a Novel Current Sensing Circuit

A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications

Latency Insertion Method (LIM) for IR Drop Analysis in Power Grid

Loss-Free Resistor-based Power Factor Correction using a Semi-bridgeless Boost Rectifier in Sliding- Mode Control

Comparison of V I c control with Voltage Mode and Current Mode controls for high frequency (MHz) and very fast response applications

Simulation of Distributed Power-Flow Controller (Dpfc)

CMOS Implementation of Lossy Integrator using Current Mirrors Rishu Jain 1, Manveen Singh Chadha 2 1, 2

Comparison of Two Measurement Devices I. Fundamental Ideas.

Interharmonic Mitigation Using Boost Converter In Variable Speed Drives

DVB-T/H Digital Television Transmission and its Simulation over Ricean and Rayleigh Fading Channels

An improved dc capacitor voltage detection technology and its FPGA implementation in the CHB-based STATCOM

AN ADVANCED ALGORITHM FOR IMPROVING DVB-T COVERAGE IN SFN. V. Mignone, A. Morello, M. Visintin. RAI Research Centre, Italy ABSTRACT

An Efficient Method for PAPR Reduction of OFDM Signal with Low Complexity

Smart Grid Technologies for Reactive Power Compensation in Motor Start Applications

Operation of Shunt Active Power Filter Under Unbalanced and Distorted Load Conditions

THE PERFORMANCE OF THE DC MOTOR BY THE PID CONTROLLING PWM DC-DC BOOST CONVERTER

Tuned PI Controller using Zeigler-Nichols Method for Power Quality Enhancement for linear and non linear loads

A Comparison of Control Methods for Z-Source Inverter

RC Filters TEP Related Topics Principle Equipment

Switched-Capacitor Filter Optimization with Respect to Switch On-State Resistance and Features of Real Operational Amplifiers

A Novel Quasi-Resonant Snubber-Assisted ZCS-PWM DC-DC Converter with High Frequency Link

A Current Differential Line Protection Using a Synchronous Reference Frame Approach

Performance Analysis of Multi User MIMO System with Block-Diagonalization Precoding Scheme

Power Flow Control Analysis of Transmission Line Using Static VAr Compensator (SVC)

A Low-Cost High-Performance Interleaved Inductor-Coupled Boost Converter for Fuel Cells

A NSGA-II algorithm to solve a bi-objective optimization of the redundancy allocation problem for series-parallel systems

Speed Sensorless Vector Control of Induction Motor Using Reduced Order Extended Kalman Filter

A NOVEL HIGH STEP-UP CONVERTER BASED ON THREE WINDING COUPLED INDUCTOR FOR FUEL CELL ENERGY SOURCE APPLICATIONS

ITU-T O.172. Amendment 1 (06/2008)

VRT014 User s guide V0.8. Address: Saltoniškių g. 10c, Vilnius LT-08105, Phone: (370-5) , Fax: (370-5) ,

Unified Non-Inverting and Inverting PWM AC-AC Converter with Versatile Modes of Operation

Transcription:

Desgn, Control and pplcaton of Modular Multlevel Converters for HVDC Transmsson Systems by Kamran Sharfabad, Lennart Harnefors, HansPeter ee, Staffan orrga, Remus Teodorescu IS0: 885560 Copyrght Wley 206 Chapter 6 Modellng and Smulatons

bstractzaton level Leg Level veraged (LL) rm Level veraged (L) SubModule Level veraged (SL) SubModule Level Swtched (SLS) Two types of programs: Crcut smulators (PLECS, PSCD, PSIM, Smulnk/SmPowerSys, etc) Equaton solvers (Matlab, MthCad, Mathematca, Maple, etc)

Leg Level veraged (LL)model v d n u n l s 2 sl R c u C v cu 2R v cu l C v cl v cl c R nu nl vd L 2L 2L L c c d nu nu v s cu 0 0 v cu dt C 2 C v cl n v cl l nls 0 0 C C v v T 3 states c cu cl Reflects the dynamc nteractons between the upper and lower arm sumcapactor voltages, crculatng current, dc bus voltage, output phase current, and nserton ndces hmed,.; ngqust, L.; orrga, S.; ntonopoulos,.; Harnefors, L.; ee, H.-P., " Computatonally Effcent Contnuous Model for the Modular Multlevel Converter," n Emergng and Selected Topcs n Power Electroncs, IEEE Journal of, vol.2, no.4, pp.39-48, Dec. 204

Complete leg model v d s controller rm balancng control. Drect Modulaton v d v a s * s plant s f ks k p s 2 2 s 2 sl R f st a ST n u n l LL v cu v cl s c controller P v d c * c 2 2Ra Ra s 2 2 2 R v c * v d /2 c Easy to mplement n smulaton programs based on equaton solvers Useful for HIL smulaton

Submodule Level veraged (SL) v d based leg model n u, n l, s sl R 2 c n v u, cu, u l C u, C l, n l v, cl, 2R v cu, v cl, c nul, n R l, vd L 2L 2L c L c d n u, nu, v s cu, 0 0 v cu, dt Cu, 2 Cu, vcl, vcl, n l, nl, s 0 0 C C l, l, v 2 states c cu, cl, n u, are (nserted) or 0 (bypassed) llow tolerance n capactor values C Vectorzed model, s parameter Good for HIL smulaton (e. In FPG) v T, C u, l,

rm Level veraged (L) n u,l v u,l V v cu, l C/ cu,l u,l v n v ul, ul, cul, n cu, l u, l u, l sgnal wre What s neglected? PWM dynamcs Dscontnuous nserton number functon Capactor voltage (mean value) unbalance wthn the arm Good for control desgn of output and crculatng current controllers Second harmonc n sum-capactor voltage s vsble!

L wth blockng capablty (LLK) LK S blk Dbp2 D bp n ul, ul, What s added? LK wre C swtch S blk controlled by the blockng sgnal (LK) produced by the protecton crcut. ypass dode D bp representng the antparallel dode of the hgher swtch n the HSM and s used to represent the reverse current capablty n both normal and blocked state bypass dode D bp2 s ntroduced n parallel wth S blk n order to represent the antparallel dode of the lower swtch n the HSM and to allow postve current flowng durng blockng state. V Cu, l sgnal Good for MTDC system-level DC fault studes! v cu, l C Leterme, W.; hmed,.; eerten, J.; ngqust, L.; Van Hertem, D.; orrga, S., " new HVDC grd test system for HVDC grd dynamcs and protecton studes n EMT-type software," n C and DC Power Transmsson, th IET Internatonal Conference on, vol., no., pp.-7, 0-2 Feb. 205

Submodule Level veraged (SL) n ul, v ul, V v cu, l C ul, Cu, l ul, sgnal wre v n v ul, ul, cul, n cu, l u, l u, l What s neglected? PWM dynamcs Dscontnuous nserton number functon The dfferences are due to tolerance n capactor values and dfferent nternal consumpton of submodules!

Vectorzed SL model (PLECS) C C 2 2 () 2 () SM - C 2 2 C [ C, C.. C ] () MULTIPLEXED MODEL SERIES COECTIO () Vectoral (multpleed) smulaton- for e. PLECS becomes a parameter!

Submodule Level Swtched (SLS) G uh S uh V v c u C ul, R ul, G ul S ul sgnal wre Can be realzed vectorzed lke SL ypassed perods are vsble as flat lnes Swtchng and conducton losses can be estmated on SM level Good for effcency studes wth advanced modulaton Good for the study of PWM or LC as well as for losses estmaton!

Multple carrers PSC n u,l > n u,l c G u,l for : : IntPhase() end f sw Vectorzed carrer generaton (automatcally scale wth ) Can be mplemented n both PLECS and Smulnk Same method can be appled for LSC

n eample n PLECS Ths PLECS model s avalable on the book companon webste!

L and SL SL s vectorzed L ()

SLS PWM SLS-PSC SLS- LSCS&S Ideal IGT and dodes models wth off-lne loss estmaton (PLECS) PSC can acheve balancng usng non nteger frequency rato LSC needs Sort&Select to balance

SLS LCS&S element nt echange; Do { //bubble sortng algorthm echange = 0; //suppose, there were no modfcaton n the sortng for (nt nde = 0; nde < (num_module); nde){ //search on the lst for unsorted f (module_array[nde].v_cap < module_array[nde].v_cap) { //check f the consecutve elements are n order module module_temp;//defne a tempoary storage place //echange the two SM parameters module_temp.nde_cap = module_array[nde].nde_cap; module_temp.v_cap = module_array[nde].v_cap; module_array[nde].nde_cap = module_array[nde].nde_cap; module_array[nde].v_cap = module_array[nde].v_cap; module_array[nde].nde_cap = module_temp.nde_cap; module_array[nde].v_cap = module_temp.v_cap; } } whle(echange); echange = ;//there was modfcaton stay n the loop } LC results n starcase type reference and need Sort&Select for balancng Sortng can be a typcal algorthm lke for eample bubble sortng Select s typcal changng the order of sortng accordng to the drecton of arm current To reduce the swtchng frequency, the S&S s only eecuted when the starcase reference has been changed (n steps) The equvalent swtchng frequency s not constant

Conclusons MMC complety requres dfferent modellng and smulaton technques dependng on the type of study. veraged models can be leglevel (LL), armlevel (L) or SMlevel (SL). They can be used for control desgn as can easly smulate systems wth large. For representng the dc fault behavor (MTDC) the armlevel averaged model can be enhanced wth blockng capablty (LLK). Some crcutsmulator programs (e.g. PLECS) allow vectorzed model whch s an effcent feature when dealng wth dfferent number of SMs. The feature can be used for smulatng capactors, carrers. For modulaton, balancng or losses studes, swtched models (SLS) are needed. Sort & Select (e. ubble sortng) are needed to balance SLSLSC and SLSLC. PLECS smulaton model s demonstrated and can be freely downloaded from the book companon webste and can be eecuted wth demo verson of PLECS (free download at www.plem.com).