DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

Similar documents
Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

Toward SSC Modulation Specs and Link Budget

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

08-027r2 Toward SSC Modulation Specs and Link Budget

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

SAS-2 6Gbps PHY Specification

OIF CEI 6G LR OVERVIEW

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

SAS-2 6Gbps PHY Specification

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Related Documents sas1r05 - Serial Attached SCSI 1.1 revision r1 - SAS-1.1 Merge IT and IR with XT and XR (Rob Elliott, Hewlett Packard)

Chip-to-module far-end TX eye measurement proposal

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

32Gbaud PAM4 True BER Measurement Solution

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

CAUI-4 Chip Chip Spec Discussion

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests

Real Time Jitter Analysis

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

Why new method? (stressed eye calibration)

Fibre Channel Consortium

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

SAS-2 6Gbps PHY Specification

SV2C 28 Gbps, 8 Lane SerDes Tester

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

SHF Communication Technologies AG

Gigabit Transmit Distortion Testing at UNH

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Dual-Rate Fibre Channel Repeaters

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

PI2EQX3232A. 3.2Gbps, 2-Port, SATA/SAS, Serial Re-Driver. Features. Description. Block Diagram. Pin Description

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

BACKPLANE ETHERNET CONSORTIUM

C2M spec consistency and tolerancing

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

Statistical Link Modeling

Survey of High-Speed Serial Technologies

Jitter Fundamentals: Jitter Tolerance Testing with Agilent ParBERT. Application Note. Introduction

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

MODEL AND MODEL PULSE/PATTERN GENERATORS

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

PAM4 interference Tolerance test ad hoc report. Mike Dudek QLogic Charles Moore Avago Nov 13, 2012

Senior Project Manager / Keysight Tech. AEO

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

PI2EQX4432D 2.5 Gbps x2 Lane PCI Express Repeater/Equalizer with Signal Detect and Flow-Through Pinout

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

InfiniBand Trade Association

FIBRE CHANNEL CONSORTIUM

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

UNH IOL SAS Consortium SAS-3 Phy Layer Test Suite v1.0

SV3C CPTX MIPI C-PHY Generator. Data Sheet

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

Building IBIS-AMI Models From Datasheet Specifications

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

行動裝置高速數位介面及儲存技術. 克服 MIPI PHY UniPro UniPort-M UFS 與 (LP)DDR4 測試挑戰 Master the latest MIPI PHY UniPro UniPort-M UFS and (LP)DDR4 Test Challenges

InfiniBand Trade Association

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

DPOJET Opt. USB3 SuperSpeed (USB 3.0) Measurements and Setup Library

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

Signal metrics for 10GBASE-LRM. Piers Dawe Agilent. John Ewen JDSU. Abhijit Shanbhag Scintera

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

Generating Jitter for Fibre Channel Compliance Testing

RF TESTING OF MODEMS EMBEDDED IN RADIOS

Asian IBIS Summit, Tokyo, Japan

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

10 GIGABIT ETHERNET CONSORTIUM

Simplifying Validation and Debug of USB 3.0 Designs

TDECQ changes and consequent spec limits

Bit Error Rate Tester BERTScope BSA Series Datasheet

Latest Physical Layer test Methodologies in SATASAS 6G

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

QFX-SFP-10GE-SR (10G BASE-SR SFP+) Datasheet

Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

PROLABS XENPAK-10GB-SR-C

ECEN720: High-Speed Links Circuits and Systems Spring 2017

V23818-C8-V10. Small Form Factor Multimode 1300 nm LED Ethernet/Fast Ethernet/FDDI/ATM 155/194 MBd Transceiver. Preliminary. Dimensions in inches (mm)

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts

Agilent N5411A Serial ATA Electrical Performance Validation and Compliance Software Release Notes

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

PI2EQX Gbps, 1:2 Port Switch, SATA2/SAS ReDriver. Description. Features. Pin Description (Top Side View)

Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels

EMPOWERFIBER 10Gbps 300m SFP+ Optical Transceiver EPP SRC

USB 3.1 What you need to know REFERENCE GUIDE

PROLABS AJ715A-C 4GBd SFP (Small Form Pluggable) Short Wavelength (850nm) Transceiver

Improved 100GBASE-SR4 transmitter testing

Transcription:

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing 08-330r0 Kevin Witt 8-14-08 1

Overview SAS-2 Specification Compliance Framework is based on Eye opening after a Reference DFE Receiver StatEye or Equivalent processing The SAS-2 User Community Needs a Reference Receiver Software Solution based on Captured Waveform Data Tx Compliance Stressed Rx Compliance ISI generator Calibration Goal Investigate if Compliance Test can be Based on DFE EYE Initial investigation, Can we Process Synthesized and measured Waveforms and How do the Results Compare to Impulse Response Based Processing 2

Channels of Interest Impulse Responses Considered Files: h_minisasp5m1000mv2dbdeprbs716x.txt h_minisas6m1000mv2dbdeprbs716x.txt h_minisas1000mv2dbdeprbs716x.txt DFEEYE_stressor_iPass h0table_6g0_16x.txt Note: Noise_rms = 6.8mV in All Files 3

References DFEEYE Software T11/07-550v0 Introduction to DFEEYE, Adam Healey, LSI, Sept 2007 STATEYE www.stateye.org Stateye results 08-031r0 08-227r1 Channels & Data Files h_minisasp5m1000mv2dbdeprbs716x.txt, T10/05-401r0 h_minisas6m1000mv2dbdeprbs716x.txt, T10/05-404r0 h_minisas1000mv2dbdeprbs716x.txt, T10/07-193r1 DFEEYE_stressor_iPass h0table_6g0_16x.txt, T11/07-550v0 SAS_CJTPAT_samples.txt, T11/07-550v0 SAS_CJTPAT_symbols.txt, T11/07-550v0 4

DFE_EYE Repeat of Baseline Impulse Response Based Processing DFEEYE_stressor_iPass h0table_6g0_16x.txt h_minisas1000mv2dbdeprbs716x.txt samplefile symbolfile = 'SAS_CJTPAT_samples.txt'; = 'SAS_CJTPAT_symbols.txt'; 5

Impulse Response Based Processing Channel Output Data Eye Channel Output Map DFE Eye Output V_EYE ~ 0 V V_EYE = 0.100V 6m V_EYE = 0.142 V 6m V_EYE = 0.263V 0.5m V_EYE = 0.658 V 0.5m V_EYE = 0.706 V PRBS-7 CJTPAT 6

V_EYE = 0.100V H_EYE = 0.499UI Waveform & Impulse Response Based Processing V_EYE = 0.057V H_EYE = 0.378UI V_EYE = ~0.050V H_EYE = ~0.375UI V_EYE = 0.263V H_EYE = 0.720UI V_EYE = 0.196V H_EYE = 0.620UI V_EYE = 0.172V H_EYE = 0.540UI 6m V_EYE = 0.706 V H_EYE = 0.860UI V_EYE = 0.579 V H_EYE = 0.840UI CJTPAT 0.5m RMS Noise = 6.8mV Impulse Based Synthesized Waveform Based Measured Lab Waveform Based 7

Matlab Code DFEEYE_1p1_Mod2.m Data files to be located in./t10_datafiles Images written to./t10_graphics Baseline example files DFEEYE_stressor_iPass h0table_6g0_16x.txt SAS_CJTPAT_samples.txt SAS_CJTPAT_symbols.txt y_sas_cjtpat.txt ( a waveform generated by DFEEYE) Synthesized Impulse Responses h_minisas1000mv0dbdecjtap16x.txt h_minisas6m1000mv0dbdeprbs716x.txt h_minisasp5m1000mv2dbdecjtap16x.txt h_minisas1000mv0dbdeprbs716x.txt h_minisas6m1000mv2dbdecjtap16x.txt h_minisasp5m1000mv2dbdeprbs716x.txt h_minisas1000mv2dbdecjtap16x.txt h_minisas6m1000mv2dbdeprbs716x.txt h_minisas1000mv2dbdeprbs716x.txt h_minisasp5m1000mv0dbdecjtap16x.txt h_minisas6m1000mv0dbdecjtap16x.txt h_minisasp5m1000mv0dbdeprbs716x.txt Symbol files symbols_labminisas1000mv2dbdecjtap16x.txt symbols_minisas6m1000mv0dbdeprbs716x.txt symbols_labminisas1000mv2dbdeprbs716x.txt symbols_minisas6m1000mv2dbdecjtap16x.txt symbols_labminisas6m1000mv2dbdecjtap16x.txt symbols_minisas6m1000mv2dbdeprbs716x.txt symbols_labminisas6m1000mv2dbdeprbs716x.txt symbols_minisasp5m1000mv0dbdecjtap16x.txt symbols_minisas1000mv0dbdecjtap16x.txt symbols_minisasp5m1000mv0dbdeprbs716x.txt symbols_minisas1000mv0dbdeprbs716x.txt symbols_minisasp5m1000mv2dbdecjtap16x.txt symbols_minisas1000mv2dbdecjtap16x.txt symbols_minisasp5m1000mv2dbdeprbs716x.txt symbols_minisas1000mv2dbdeprbs716x.txt symbols_minisas6m1000mv0dbdecjtap16x.txt Files Samples files ( Symbols file at sample rate ) samples_labminisas1000mv2dbdecjtap16x.txt samples_minisas6m1000mv0dbdeprbs716x.txt samples_labminisas1000mv2dbdeprbs716x.txt samples_minisas6m1000mv2dbdecjtap16x.txt samples_labminisas6m1000mv2dbdecjtap16x.txt samples_minisas6m1000mv2dbdeprbs716x.txt samples_labminisas6m1000mv2dbdeprbs716x.txt samples_minisasp5m1000mv0dbdecjtap16x.txt samples_minisas1000mv0dbdecjtap16x.txt samples_minisasp5m1000mv0dbdeprbs716x.txt samples_minisas1000mv0dbdeprbs716x.txt samples_minisasp5m1000mv2dbdecjtap16x.txt samples_minisas1000mv2dbdecjtap16x.txt samples_minisasp5m1000mv2dbdeprbs716x.txt samples_minisas1000mv2dbdeprbs716x.txt samples_minisas6m1000mv0dbdecjtap16x.txt Channel Output pwl y_labminisas1000mv2dbdecjtap16x.txt y_minisas6m1000mv0dbdeprbs716x.txt y_labminisas1000mv2dbdeprbs716x.txt y_minisas6m1000mv2dbdecjtap16x.txt y_labminisas6m1000mv2dbdecjtap16x.txt y_minisas6m1000mv2dbdeprbs716x.txt y_labminisas6m1000mv2dbdeprbs716x.txt y_minisasp5m1000mv0dbdecjtap16x.txt y_minisas1000mv0dbdecjtap16x.txt y_minisasp5m1000mv0dbdeprbs716x.txt y_minisas1000mv0dbdeprbs716x.txt y_minisasp5m1000mv2dbdecjtap16x.txt y_minisas1000mv2dbdecjtap16x.txt y_minisasp5m1000mv2dbdeprbs716x.txt y_minisas1000mv2dbdeprbs716x.txt y_minisas6m1000mv0dbdecjtap16x.txt Channel input pwl x_labminisas1000mv2dbdecjtap16x.txt x_minisas6m1000mv0dbdeprbs716x.txt x_labminisas1000mv2dbdeprbs716x.txt x_minisas6m1000mv2dbdecjtap16x.txt x_labminisas6m1000mv2dbdecjtap16x.txt x_minisas6m1000mv2dbdeprbs716x.txt x_labminisas6m1000mv2dbdeprbs716x.txt x_minisasp5m1000mv0dbdecjtap16x.txt x_minisas1000mv0dbdecjtap16x.txt x_minisasp5m1000mv0dbdeprbs716x.txt x_minisas1000mv0dbdeprbs716x.txt x_minisasp5m1000mv2dbdecjtap16x.txt x_minisas1000mv2dbdecjtap16x.txt x_minisasp5m1000mv2dbdeprbs716x.txt x_minisas1000mv2dbdeprbs716x.tx x_minisas6m1000mv0dbdecjtap16x.txt 8

Output Eyes Generated >> ls T10_graphics // Impulse response based eyes Baseline Files _imp_dfeeye.png MiniSAS6m1000mV2dBDECJTAP16X_imp_dfeeye.png MiniSAS1000mV2dBDECJTAP16X_imp_dfeeye.png MiniSASp5m1000mV2dBDECJTAP16X_imp_dfeeye.png // Waveform based eyes Baseline Files _wf_dfeeye.png MiniSASp5m1000mV2dBDECJTAP16X_wf_dfeeye.png MiniSAS6m1000mV2dBDECJTAP16X_wf_dfeeye.png MiniSAS1000mV2dBDECJTAP16X_wf_dfeeye.png LabMiniSAS6m1000mV2dBDECJTAP16X_wf_dfeeye.png LabMiniSAS1000mV2dBDECJTAP16X_wf_dfeeye.png 9

Fundamental Difference DFE Eye uses input referred noise w/o Tx Jitter AM to PM causes Jitter StatEye uses Jitter w/o input referred noise. DFE Eye Output V_EYE = 0.100V H_EYE = 0.499UI StatEye V5.071210 Output (08-031r0) 1V? V_EYE = 0.276V H_EYE = 0.490UI StatEye V5.080111 Output (08-227r1) 850 mv, 2dB V_EYE = 0.084V H_EYE = 0.410UI 8b10b RMS Noise = 6.8mV DJ = 0.10 # Deterministic pp jitter RJ = 0.01 # Random RMS jitter, 10

Next Step Need to understand differences between impulse response based eye and synthesized waveform based eye. Need to understand how to handle RJ and DJ specs in Tx compliance test. Summary Initial runs complete and a few issues observed With some work this could serve as a Reference Rx code set 11