Embedded MCSoC Architecture and Period-Peak Detection (PPD) Algorithm for ECG/EKG Processing Yasuyoshi Haga, Abderazek Ben Abdallah, Kenichi Kuroda Th

Similar documents
IMPLEMENTATION OF DIGITAL FILTER ON FPGA FOR ECG SIGNAL PROCESSING

Low Power Approach for Fir Filter Using Modified Booth Multiprecision Multiplier

BIOMEDICAL DIGITAL SIGNAL PROCESSING

Noise Reduction Technique for ECG Signals Using Adaptive Filters

Microcomputer Systems 1. Introduction to DSP S

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10

INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY

Lecture 4 Biosignal Processing. Digital Signal Processing and Analysis in Biomedical Systems

Problem Point Value Your score Topic 1 28 Filter Analysis 2 24 Filter Implementation 3 24 Filter Design 4 24 Potpourri Total 100

BME 405 BIOMEDICAL ENGINEERING SENIOR DESIGN 1 Fall 2005 BME Design Mini-Project Project Title

JDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER

NOISE REDUCTION TECHNIQUES IN ECG USING DIFFERENT METHODS Prof. Kunal Patil 1, Prof. Rajendra Desale 2, Prof. Yogesh Ravandle 3

6 TH INTERNATIONAL CONFERENCE ON APPLIED INTERNET AND INFORMATION TECHNOLOGIES 3-4 JUNE 2016, BITOLA, R. MACEDONIA PROCEEDINGS

Adaptive Detection and Classification of Life Threatening Arrhythmias in ECG Signals Using Neuro SVM Agnesa.A 1 and Shally.S.P 2

FPGA Based Notch Filter to Remove PLI Noise from ECG

Word length Optimization for Fir Filter Coefficient in Electrocardiogram Filtering

Biomedical Signal Processing and Applications

Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm

Development of Electrocardiograph Monitoring System

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER

A Body Area Network through Wireless Technology

Digital Signal Processing of Speech for the Hearing Impaired

DiVA. Institutional repository of Jönköping University.

PORTABLE ECG MONITORING APPLICATION USING LOW POWER MIXED SIGNAL SOC ANURADHA JAKKEPALLI 1, K. SUDHAKAR 2

Design and Performance Analysis of a Reconfigurable Fir Filter

ARM BASED WAVELET TRANSFORM IMPLEMENTATION FOR EMBEDDED SYSTEM APPLİCATİONS

Статистическая обработка сигналов. Введение

ADAPTIVE IIR FILTER FOR TRACKING AND FREQUENCY ESTIMATION OF ELECTROCARDIOGRAM SIGNALS HARMONICALLY

DSP Design Lecture 1. Introduction and DSP Basics. Fredrik Edman, PhD

FIR Filter Design on Chip Using VHDL

CG401 Advanced Signal Processing. Dr Stuart Lawson Room A330 Tel: January 2003

Fundamentals of Time- and Frequency-Domain Analysis of Signal-Averaged Electrocardiograms R. Martin Arthur, PhD

Designing Filters Using the NI LabVIEW Digital Filter Design Toolkit

A Finite Impulse Response (FIR) Filtering Technique for Enhancement of Electroencephalographic (EEG) Signal

Power Line Interference Removal from ECG Signal using Adaptive Filter

Analysis of ECG Signal Compression Technique Using Discrete Wavelet Transform for Different Wavelets

Data Word Length Reduction for Low-Power DSP Software

FIR Filter for Audio Signals Based on FPGA: Design and Implementation

Problem Point Value Your score Topic 1 28 Discrete-Time Filter Analysis 2 24 Improving Signal Quality 3 24 Filter Bank Design 4 24 Potpourri Total 100

Symbol Timing Detection for OFDM Signals with Time Varying Gain

Digital Signal Processing Lecture 1

FPGA based Asynchronous FIR Filter Design for ECG Signal Processing

An Efficient Method for Implementation of Convolution

Sensor, Signal and Information Processing (SenSIP) Center and NSF Industry Consortium (I/UCRC)

Design and Analysis of RNS Based FIR Filter Using Verilog Language

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

6.555 Lab1: The Electrocardiogram

Wireless Bio- medical Sensor Network for Heartbeat and Respiration Detection

Embedded Prototype System for Monitoring Heart Rate

Review on Design & Realization of Adaptive Noise Canceller on Digital Signal Processor

Multiband NFC for High-Throughput Wireless Computer Vision Sensor Network

Biomedical Instrumentation B2. Dealing with noise

ENGR 499: Wireless ECG

Removal of Power-Line Interference from Biomedical Signal using Notch Filter

Design of Multiplier Less 32 Tap FIR Filter using VHDL

A Hardware Efficient FIR Filter for Wireless Sensor Networks

VLSI Implementation of Separating Fetal ECG Using Adaptive Line Enhancer

(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters

AREA EFFICIENT DISTRIBUTED ARITHMETIC DISCRETE COSINE TRANSFORM USING MODIFIED WALLACE TREE MULTIPLIER

The Comparative Study of FPGA based FIR Filter Design Using Optimized Convolution Method and Overlap Save Method

STM32 microcontroller core ECG acquisition Conditioning System. LIU Jia-ming, LI Zhi

VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.

In this lecture, we will look at how different electronic modules communicate with each other. We will consider the following topics:

FPGA Implementation Of LMS Algorithm For Audio Applications

6.101 Introductory Analog Electronics Laboratory

HIGH SPEED FINITE IMPULSE RESPONSE FILTER FOR LOW POWER DEVICES

EECS 452 Midterm Exam Winter 2012

INTEGRATED APPROACH TO ECG SIGNAL PROCESSING

International Journal of Scientific and Technical Advancements ISSN:

Multiplier Design and Performance Estimation with Distributed Arithmetic Algorithm

Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter

Resource Efficient Reconfigurable Processor for DSP Applications

Detection of Abnormalities in Fetal by non invasive Fetal Heart Rate Monitoring System

ARRHYTHMIAS are a form of cardiac disease involving

Implementation of FPGA based Design for Digital Signal Processing

Designing and Implementation of Digital Filter for Power line Interference Suppression

Digital inertial algorithm for recording track geometry on commercial shinkansen trains

ece 429/529 digital signal processing robin n. strickland ece dept, university of arizona ECE 429/529 RNS

An area optimized FIR Digital filter using DA Algorithm based on FPGA

Design of FIR Filter Using Modified Montgomery Multiplier with Pipelining Technique

An Efficient Reconfigurable Fir Filter based on Twin Precision Multiplier and Low Power Adder

(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters

Mel Spectrum Analysis of Speech Recognition using Single Microphone

Performance Analysis of FIR Filter Design Using Reconfigurable Mac Unit

Continuously Variable Bandwidth Sharp FIR Filters with Low Complexity

An Optimized Implementation of CSLA and CLLA for 32-bit Unsigned Multiplier Using Verilog

SIMULATION AND PROGRAM REALIZATION OF RECURSIVE DIGITAL FILTERS

Comparative Study of Different Algorithms for the Design of Adaptive Filter for Noise Cancellation

COMPARISON OF VARIOUS FILTERING TECHNIQUES USED FOR REMOVING HIGH FREQUENCY NOISE IN ECG SIGNAL

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters

OPTIMIZATION OF LOW POWER USING FIR FILTER

Teaching Digital Signal Processing with MatLab and DSP Kits

ESE531 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Signal Processing

Digital Signal Processing

DISCRETE FOURIER TRANSFORM AND FILTER DESIGN

Real-time digital signal recovery for a multi-pole low-pass transfer function system

Introduction to Real-Time Digital Signal Processing

An Approach to Detect QRS Complex Using Backpropagation Neural Network

Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski

Transcription:

Embedded MCSoC Architecture and Period-Peak Detection (PPD) Algorithm for ECG/EKG Processing Yasuyoshi Haga, Abderazek Ben Abdallah, Kenichi Kuroda The University of Aizu, School of Computer Science and Engineering, Aizu-Wakamatsu 965-8580, Fukushima, Japan Abstract: Electrocardiography (ECG/EKG) is an interpretation of the electrical activity of the heart over time captured and externally recorded by electrodes. It is an essential practice in heart medicine, which faces computational challenges, especially with 12 lead signals or more. This paper exploits parallel processing techniques to process electrocardiography computation kernels in parallel and under different sampling frequencies. This work is part of a project named BANSMOM project a. We present a novel Period-Peak Detection (PPD) algorithm for heart signals processing via the use of a novel embedded MCSoC architecture. The ECG/EKG algorithm and the system architecture are presented in a fair amount of details. a Flexible and Efficient In-Body Wireless Microchip Based System for Elderly Monitoring. Fukushima competitive research funding, P-36-37. Partially supported by 1 Introduction With heart diseases, and associated complications being one of the main causes of death around the world, and in spite of decreases mortality rate, detection of irregularities in the rhythms of the heart is a growing concern in medical research. Embedded health monitoring system is an approach to deal with such problem. However, design of such systems face a number of challenging tasks, since they need to address often conflicting requirements for performance, size, and precision. In addition, existing methods use wearable systems, which are not flexible and not easy to use. Accuracy of these systems is also questioned. In health monitoring applications, a wide range of parameters must be available, processed and combined and multiple tasks must be performed in order to obtain an accurate diagnosis. In most cases, complex computation is required because of the detection algorithm applied. When real time diagnosis need to be done, especially for portable systems, a single low power, medium performance processor might have problems to deal with all tasks. Traditionally, personal medical monitoring systems, such as Holter monitors, have been used only to collect data. Data processing and analysis are performed off line, making such devices impractical for continual monitoring and early detection of medical disorders. Moreover, systems with multiple sensors for physical rehabilitation often feature unwieldy wires between the sensors and the monitoring system. These wires may limit the patient s activity and level of comfort and thus negatively influence the measured results [1]. In addition, individual sensors often operate as stand-alone systems and usually do not offer flexibility and integration with third-party devices. Therefore, the need for a new health monitoring systems is imperative. Systems on chip are becoming a common design alternative in portable systems due to the possibility to manufacture a silicon chip including only the necessary elements [2]. Certain medical applications require devices capable to provide accurate information about the monitored patient in places where a complex clinical system in not available, and parameters such as electrocardiogram (ECG/EKG) characteristics are important to be determined [2]. ECG/EKG is an essential practice in heart medicine, which faces computational challenges, especially when 12 lead signals are to be analyzed in parallel, in real time, and under increasing sampling frequencies. Another challenge is the analysis of huge amount of data that may grow to days of recording. Our solution is to use a network on chip based parallel processor to processing ECG/EKG computation kernels in parallel. Our system uses small number of tinny wireless in-body sensors (embedded in human body) to create a real wireless in-body area network that can be used to monitor elderly people health status, and providing real-time feedback to the user and medical personnel. We earlier researched about a low power, low complexity processor targeted for ubiquitous computing and based on a novel queue computing model. We also researched about several synthesis and mapping algorithms targeting ubiquitous applications. This paper proposes a novel algorithm for ECG/EKG human heart signals analysis via the use of multicore architecture instead of conventional techniques which lack accuracy and scalability. We describe the system hardware architecture in fair amount of details. Our final ultimate goal is to allow continuous streaming, real-time, analysis and display and concurrent transmission of the - 298 -

final signals to the hospital. The present work is a part of whole project named BANSMOM - Smart Monitoring System for Future Social Information Infrastructure [3]. The rest of the paper is organized as follows: Section two presents related work. Section three presents new ECG/EKG algorithm. Section four presents the system architecture. Section five presents the system design methodology and sample design. The last section presents concluding remarks and future work. 2 Related Work A number of recent research efforts focus on wearable systems for health monitoring. Researchers at the MIT Media Lab have developed MIThril, a wearable computing platform compatible with both custom and off-the-shelf sensors. The MIThril includes ECG/EKG, skin temperature, and galvanic skin response (GSR) sensors. In addition, they demonstrated step and gait analysis using 3- axis accelerometers, rate gyros, and pressure sensors [4]. MIThril is being used to research human behavior recognition and to create context-aware computing interfaces [5]. Rosado [2] implemented a DSP correlation algorithm for ECG/EKG on a programmable logic as support for a main processor, with direct input from analog-to-digital converter (ADC), and interface with the main processor, which control the implemented algorithm. CodeBlue, a Harvard University research project, is also focused on developing wireless sensor networks for medical applications. They have developed wireless pulse oximeter sensors, wireless ECG/EKG sensors, and triaxial accelerometer motion sensors. The sensors, when outfitted on patients in hospitals, use the ad-hoc networks to transmit vital signs to health care centers [6, 7]. Another work is done by Otto in [8]. He describes a general WBAN architecture and how it can be integrated into a broader telemedical system. The WBAN includes several motion sensors that monitor the user overall activity and an ECG/EKG sensor for monitoring heart activity. Fig. 1: A typical ECG/EKG signal son is the reality of high degree of randomness in the ECG/EKG signals. This randomness makes looking for peaks erroneous process. What we would get is the level of correlativity these signals have. Our PPD algorithm computes the required parameters: heart period, peaks P, Q, R, S, T, and U, and interpeak time spans. Peak height and inter-peak time ranging outside normal values, which indicates different kinds of diseases, are detected with our algorithm. The algorithm consists of two execution flows: one that finds the period using the autocorrelation function, and another one that finds the number, amplitude and time interval of the peaks. For the case of process 1 (see Figure 2), we find the discrete derivative of the ECG/EKG signal. The advantage of taking the derivative, and thus adding some overhead to the code, is that the fluctuations taking place in the signal and especially those around the peaks would be reduced to a near-zero-value. In addition, performance overhead associated with derivative calculation of the ECG/EKG signal is negligible compared to the rest of the algorithm. In process 2, a threshold is used to find the peaks. Recent technique deployed for monitoring heart activity is the 12-lead ECG, which makes use of data coming from twelve ECG leads serially. The leads produces huge amounts of data especially when used for a long number of hours. Figure 1 shows an example of a typical ECG/EKG signal. The most important points on the ECG/EKG signal is the peaks: P, Q, R, S, T, and U. Each peaks are related to a heart action that is of importance to the medical analysis. Many ECG/EKG analysis methods use the three peaks Q, R, S and the corresponding intervals between these three peaks. This interval from Q to R to S is known in biomedical terms as the QRS complex. The well known QRS Pan-Tompkins algorithm locates R-peaks in the ECG/EKG signal and calculates the heart period [9]. 3 PPD Algorithm Our Period-Peaks Detection (PPD) Algorithm detects the period first and then looks for all peaks. The rea- Fig. 2: PPD Algorithm Processing Flow. 3.1 Method of PPD Algorithm The ACF, shown in (1), is a statistical method used to measure the degree of association between values in a single series separated by some lags. The fixed length ACF is defined by (2). The main idea is that if we run - 299 -

the ACF on the function y over the data sample recorded, and then we can get the coefficients of the ACF. R y [k] = R y [L] = n= n= y[n] y[n k] (1) y[n] y[n L] (2) n=0 where R y is the autocorrelation function, y[n] is the ECG/EKG filtered signal, and L is a positive natural number related to the number of times needed for the calculations to get the period, same as the number of lags of the autocorrelation. The main idea for L comes from the fact that if we minimize the calculations, then our convergence to a solution will be faster. The smaller L is, the less R y [.] calculations we would need, since N L 1. Now, in case y(t) 2 is periodic with period T 3, then every T seconds 4 the multiplication of the signal y(t) by the signal y(t T ), would witness two identical signals being multiplied. T = n period f s (3) where n period is the number of indices needed to have a period, f s is the sampling frequency. If we run the autocorrelation over a signal y, and if the signal is periodic, then every time there is an overlap with the periods 5, we will have a peak in the ACF(y)=R y [.]. As we earlier stated, it is important to set a threshold to find the peaks. However, to set thresholds in a method, where we do not take a peak to be a maximum by mistake is dependent that the difference between the maximum peak and the other ACF peaks is significant. One solution is to transform the input signal y to a signal, whose peaks are exaggerated and whose small values are made nearer to zero. The derivative function is the beat function we can run that can aid the purpose of increasing the signal peaks and at the same time not consuming a lot of arithmetic operations that may tire the system in time and power. Therefore, after reading the data of the signal y with samples from the memory, a very helpful step is to calculate the derivative of the signal y(t). Thus, we the derivative as follows: y y[n + 1] y[n] (t) = y[n + 1] y[n] (4) t (n + 1) n With this derivative, when there is a peak it will be increased with relative to the samples before it, and if the value of y[n] and y[n + 1] are near to each other (i.e. no peaks) then the difference will look relatively smaller on the new derivative graph. 1 L is the number of iterations that we can neglect will be larger 2 t is considered with respect to the origin of the analysischunk. 3 seconds 4 corresponding to some n steps 5 every T 3.2 Digital Filters Digital filters process digitized or sampled signals. A digital filter computes a quantized time-domain representation of the convolution of the sampled input time function and a representation of the weighting function of the filter. They are realized by an extended sequence of multiplications and additions carried out at a uniformly spaced sample interval. The digitized input signal is mathematically influenced by the DSP program. These signals are passed through structures that shift the clocked data into summers (adders), delay blocks and multipliers. These structures change the mathematical values in a predetermined way; the resulting data represents the filtered or transformed signal. Digital filters are a very important part of DSP. Filters have two uses: signal separation and signal restoration. Signal separation is needed when a signal has been contaminated with interference, noise, or other signals. For example, imagine a device for measuring the electrical activity of a baby s heart (EKG) while still in the womb. The raw signal will likely be corrupted by the breathing and heartbeat of the mother. A filter might be used to separate these signals so that they can be individually analyzed. Signal restoration is used when a signal has been distorted in some way. For example, an audio recording made with poor equipment may be filtered to better represent the sound as it actually occurred. The general form of the digital filter difference equation is: y(n) = a i x(n i) b i y(n i) (5) i=0 i=1 where y(n) is the current filter output, the y(n i) s are previous filter outputs, the x(n i) s are current or previous filter inputs, the a i s are the filter s feed forward coefficients corresponding to the zeros of the filter, the b i s are the filter s feedback coefficients corresponding to the poles of the filter, and N is the filter s order. Finite Impulse Response (FIR) filter is basic types of digital filter. FIR filters have no non-zero feedback coefficient in the general form of the digital filter difference equation is (5). That is, the filter has only zeros, and once it has been excited with an impulse, the output is present for only a finite N number of computational cycles. The FIR filter use noise rejection and waveform extraction for ECG/EKG algorithm necessary. The data from analog/digital converter is finite and discrete digital signal. Therefore, this ECG/EKG system uses FIR filter. This filter is popular taste in liner digital filter and the most safety in another filter within finite data. The FIR filter is composed of three parts: delay element, multiplier, and adder. Figure 3 shows the basic block diagram for an FIR filter of N order. And, the following is difference equation that is defined by the relationship between input signal and output signal. y[n] = a 0 x n + a 1 x n 1 + + a N x n N (6) = a i x n i (7) i=0-300 -

The N is filter order, that correspond to the number of tap 6. The x n s are current or previous filter inputs. The y[n] is the current filter output. The a i s are the filter s coefficients, there corresponds impulse response. An FIR filter works by multiplying an array of the most recent n data samples by an array of constants, and summing the elements of the resulting array. The filter then inputs another sample of data and repeats the process. ECG/EKG signal. As a result, the following filter processing and the analysis processing can be easily done. An analog filter is band limiting the the ECG/EKG signal at 50 Hz. An ADC samples the ECG/EKG at a rate of 200 samples/s. 4.3 FIR Filter 4.3.1 Bandpass Filter The bandpass filter reduces the influence of muscle noise, 60 Hz interference, baseline wander, and T-wave interference. This filter cascaded the low-pass and high-pass filters described below to achieve a 3 db passband from about 5-11 Hz. 4.3.2 Low-pass Filter The difference equation of the filter is Fig. 3: FIR Filter Block Diagram 4 System Architecture Figure 4 is BANSMOM block diagram [3]. This system consists of four main parts; (I) wireless network node that consists of tinny sensors and other modules, (II) arithmetic unit that has control operation, (III) use of existing new protocol and (IV) Software for real-time data collection, data processing, movement monitor and biofeedback. Figure 5 shows the data processing part of (IV) in the proposed system. y(nt ) = 2y(nT T ) y(nt 2T ) + x(nt ) 2x(nT 6T ) + x(nt 12T ) (8) where T is the sampling period, the cutoff frequency is about 11 Hz. 4.3.3 High-pass Filter The design of the high-pass filter is based on subtracting the output of a first-order low-pass filter from an allpass filter (i.e., the samples in the original signal). The difference equation of the filter is y(nt ) = 32x(nT 16T ) [y(nt T ) +x(nt ) x(nt 32T )] (9) where the cutoff frequency is about 5 Hz. 4.4 Processing Fig. 5: The system architecture consists of (a) Signal reading, (b) Filtering, (c) Analysis and (d) Display. 4.1 Signal Reading 12 tinny sensors will b used to sens ECG/EKG signals[10]. The number of the read data from the sensor is extensible to 15 or more. The size of data is included in the read data as well as data from the sensor. 4.2 ADC Module ADC converts analog data into digital data. So, a contiguous ECG/EKG signal is converted into a discrete 6 Tap is the number of sampling. Correlation is calculated between the acquired segment and a pattern which has been previously obtained. The pattern segment is assumed to contain a regular ECG/EKG signals for the analyzed patient where a signal QRS complex is contained so that any further ECG/EKG pulses can be correlated with it. High correlation values correspond to pulse detection. Pattern extraction is performed by the main processor. Once obtained, it is transferred and stored to the off-chip memory. The off-chip memory starts to receive data samples directly from the ADC. Data samples are stored in a Queue (FIFO). Correlation pattern is calculated, and pulse alignment is evaluated. When the input signals in the Queue is aligned with the pattern, a high correlation value will be obtained, and a signal indicating the presence of a new pulse is generated. 5 Evaluation Methodology Figure 6 shows the block diagram of our system. Signal reading parts consist of ADC, Master CPU and Master On-chip Memory. Filtering parts consist of FIR Filter, Master CPU, Master On-chip Memory, SDRAM and SDRAM Controller. Analysis parts consist of DSP, Slave CPU, Slave On-chip Memory, SDRAM and SDRAM - 301 -

Fig. 4: BANSMOM Monitoring System Architecture. Controller. Display parts consist of VGA, VGA Controller, SDRAM, SDRAM Controller, Master CPU and Master On-chip Memory. Table 1 shows preliminary hardware evaluation result of our system. We have to note here that this result is preliminary. 6 Conclusion This paper presents novel algorithm, named Period-Peak Detection (PPD) algorithm, for efficient human heart signals analysis via the use of modern embedded MCSoC architecture. Our solution paves the way for fast and accurate ECG/EKG processing and diagnosis of heartrelated diseases. The ECG/EKG algorithm and the system architecture are presented in a fair amount of details. Currently we are working on the complete software and hardware design and testing. References [1] T. Martin, E. Fovanov, D. Raskovic, Issues in Wearable Computing for Medical Monitoring Applications: A Case Study of a Wearable ECG Monitoring Device, Fourth International Symposium on Wearable Computers (ISWC 00) pp.43-49, 2000. Fig. 6: ECG/EKG System Block Diagram Table 1: Compilation Result Module Logic Elements Processor + On-chip memory 2,710 FIR filter 843 Entire system 8,660 [2] A. Rosado, M. Bataller, J.F. Guerrero, J. Calpe, J.V. Frnaces and J.R. Magdalena: High performance hardware correlation coefficient assessment using programmable logic for ECG signals, Microprocessors and Microsystems, Volume 27, No 1, pp. 33-39, Feb 2003. [3] BANSMOM Project: http://www.uaizu.ac.jp/ benab/research/index.html [4] Alex (Sandy) Pentland: Healthwear: Medical Technology Becomes Wearable, IEEE Computer, Vol. 37, No. 5, pp. 42-49, May 2004. [5] R. DeVaul, M. Sung, J. Gips, A. Pentland, MIThril 2003: Applications and Architecture, Seventh IEEE International Symposium on Wearable Computers (ISWC 03), pp.4-11, 2003. - 302 -

[6] V. B. Chen, K. Lorincz, T. Fulford-Jones, M. Welsh, Sensor Networks for Medical Care, Harvard University Technical Report, April, 2005. [7] Lorincz, K., Malan, D.J., Fulford-Jones, T.R.F., Nawoj, A., Clavel, A., Shnayder, V., Mainland, G., Welsh, M., Moulton, S: Sensor networks for emergency response: challenges and opportunities, IEEE Pervasive Computing, Vol. 3, No. 4, pp. 16-23, Oct 2004. [8] C. Otto, A. Milenkovic, C. Sanders, E. Jovanov, System Architecture of a Wireless Body Area Sensor Network for Ubiquitous Health Monitoring, Journal of Mobile Multimedia, Vol. 1, No. 4, pp. 307-326, 2006. [9] J. Pan and W. Tompkins, A Real-Time QRS Detection Algorithm, IEEE Transaction on Biomedical Eng., Vol. BME-32, No. 3, 1985. [10] Ambu: 12 Blue Sensors, http://www.ambuusa.com/ - 303 -