DVCC Based K.H.N. Biquadratic Analog Filter with Digitally Controlled Variations

Similar documents
Third-Order Voltage-Mode Quadratrue Oscillator Using DDCC and OTAs

Digitally Programmable Voltage Mode Quadrature Oscillator Using Current Conveyors

Produced in cooperation with. Revision: May 26, Overview

Phase-Locked Loops (PLL)

LCL Interface Filter Design for Shunt Active Power Filters

HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY

Position Control of a Large Antenna System

CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER

Chapter Introduction

Control Method for DC-DC Boost Converter Based on Inductor Current

A Flyback Converter Fed Multilevel Inverter for AC Drives

Available online at ScienceDirect. Procedia Technology 17 (2014 )

Active vibration isolation for a 6 degree of freedom scale model of a high precision machine

The Cascode and Cascaded Techniques LNA at 5.8GHz Using T-Matching Network for WiMAX Applications

DESIGN OF SECOND ORDER SIGMA-DELTA MODULATOR FOR AUDIO APPLICATIONS

Published in: Proceedings of the 26th European Solid-State Circuits Conference, 2000, ESSCIRC '00, September 2000, Stockholm, Sweden

-C Band-Pass Filter Using Improved Floating Current Source. -C pasovno prehoden filter četrtega reda z uporabo izboljšanega plavajočega tokovnega vira

A Feasibility Study on Frequency Domain ADC for Impulse-UWB Receivers

Resonant amplifier L A B O R A T O R Y O F L I N E A R C I R C U I T S. Marek Wójcikowski English version prepared by Wiesław Kordalski

Experiment 8: Active Filters October 31, 2005

A Design of Sine-wave Oscillator Based on an Improved OP-amp Differentiator Zinan Zhou

HARMONIC COMPENSATION ANALYSIS USING UNIFIED SERIES SHUNT COMPENSATOR IN DISTRIBUTION SYSTEM

Comparison Study in Various Controllers in Single-Phase Inverters

REAL-TIME IMPLEMENTATION OF A NEURO-AVR FOR SYNCHRONOUS GENERATOR. M. M. Salem** A. M. Zaki** O. P. Malik*

Experiment 3 - Single-phase inverter 1

CONTROL OF COMBINED KY AND BUCK-BOOST CONVERTER WITH COUPLED INDUCTOR

Voltage Mode Single CDBA Based Multifunction Filter

Design, Realization, and Analysis of PIFA for an RFID Mini-Reader

IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 11, 2016 ISSN (online):

Frequency Calibration of A/D Converter in Software GPS Receivers

Power Electronics Laboratory. THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunications

Analysis. Control of a dierential-wheeled robot. Part I. 1 Dierential Wheeled Robots. Ond ej Stan k

MAX3610 Synthesizer-Based Crystal Oscillator Enables Low-Cost, High-Performance Clock Sources

Comparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System

A 77 GHz 3-Stage Low Noise Amplifier with Cascode Structure Utilizing Positive Feedback Network using 0.13 μm CMOS Process

Voltage and Current Mode KHN Filter: A Current Feedback Amplifier Approach Indu Prabha Singh, Meeti Dehran, Dr. Kalyan Singh

EEEE 480 Analog Electronics

PERFORMANCE EVALUATION OF LLC RESONANT FULL BRIDGE DC-DC CONVERTER FOR AUXILIARY SYSTEMS IN TRACTION

Time-Domain Coupling to a Device on Printed Circuit Board Inside a Cavity. Chatrpol Lertsirimit, David R. Jackson and Donald R.

Design of an LCC current-output resonant converter for use as a constant current source

Crystal Controlled CMOS Oscillator for MHz RFID Reader. S kristalom krmiljen CMOS oscillator za MHz RFID bralnik

Digital Control of Boost PFC AC-DC Converters with Predictive Control

A Programmable Compensation Circuit for System-on- Chip Application

Experiment 4: Active Filters

The Low-frequency Compensation of the Vibration Sensor s Amplitude-frequency Characteristics

Self-Programmable PID Compensator for Digitally Controlled SMPS

Constant Switching Frequency Self-Oscillating Controlled Class-D Amplifiers

ELG4139: Passive Filters

Basic Study of Radial Distributions of Electromagnetic Vibration and Noise in Three-Phase Squirrel-Cage Induction Motor under Load Conditions

Adaptive Groundroll filtering

RESEARCH ON NEAR FIELD PASSIVE LOCALIZATION BASED ON PHASE MEASUREMENT TECHNOLOGY BY TWO TIMES FREQUENCY DIFFERENCE

NEW BACK-TO-BACK CURRENT SOURCE CONVERTER WITH SOFT START-UP AND SHUTDOWN CAPABILITIES

Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018

Versatile universal electronically tunable current-mode filter using CCCIIs

Charge Controlled Meminductor Emulator

SIMULINK for Process Control

Pre- and Post-DFT Combining Space Diversity Receiver for Wideband Multi-Carrier Systems

Subcarrier exclusion techniques

Design of buck-type current source inverter fed brushless DC motor drive and its application to position sensorless control with square-wave current

DVCC Based Current Mode and Voltage Mode PID Controller

Filters. Passive Filters

MEMS-FABRICATED GYROSCOPES WITH FEEDBACK COMPENSATION

Design of Monotonic Digitally Controlled Oscillator (DCO) for Wide Tuning Range

Design of a digitally-controlled LLC resonant converter

A Solution for DC-DC Converters Study

DSP-Based Control of Boost PFC AC-DC Converters Using Predictive Control

ISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT)

Simulation of Six Phase Split Winding Induction Machine Using the Matlab/Simulink Environment

The RCS of a resistive rectangular patch antenna in a substrate-superstrate geometry

High Efficiency Single Phase Inverter Design

SINGLE-PHASE ACTIVE FILTER FOR HIGH ORDER HARMONICS COMPENSATION

An Electronically Tunable Universal Filter Employing Single CCCCTA and Minimum Number of Passive Components

Design Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine

Gemini. The errors from the servo system are considered as the superposition of three things:

Improved Selective Harmonic Elimination for Reducing Torque Harmonics of Induction Motors in Wide DC Bus Voltage Variations

Digital controller design based on APF s vector resonance control Gui Hongming1,a, Du Xiaoran1,a, Xi Ziqiang2,a

Robust Control of an Active Suspension System Using H 2 & H Control Methods. Fatemeh Jamshidi 1, Afshin Shaabany 1

Design Calculation and Performance Testing of Heating Coil in Induction Surface Hardening Machine

Current mode pulse width modulation/pulse position modulation based on phase lock loop

Control of Electromechanical Systems using Sliding Mode Techniques

Published in: Proceedings of 2018 IEEE 19th Workshop on Control and Modeling for Power Electronics (COMPEL)

GPS signal Rician fading model for precise navigation in urban environment

EFFECT OF THE FEEDER CABLE AND TRANSFORMER IMPEDANCE ON THE MECHANICAL OUTPUT CHARACTERISTIC OF THE INDUCTION MOTOR

Independently tunable high-input impedance voltage-mode universal biquadratic filter using grounded passive components

AN INTERACTIVE DESIGN OF THE WINDING LAYOUT IN PERMANENT MAGNET MACHINES

/09/$ IEEE 472

Tasks of Power Electronics

AN EVALUATION OF DIGILTAL ANTI-ALIASING FILTER FOR SPACE TELEMETRY SYSTEMS

New Resonance Type Fault Current Limiter

FUZZY Logic Based Space Vector PWM Controlled Hybrid Active Power Filter for Power Conditioning

Chapter 5 CONTROL OF CASCADED-MULTILEVEL CONVERTER-BASED STATCOM. 5.1 Control Analysis and Design

Available online at ScienceDirect. Procedia Technology 21 (2015 ) SMART GRID Technologies, August 6-8, 2015

Active Harmonic Elimination in Multilevel Converters Using FPGA Control

Design of a Robust Digital Current Controller for a Grid Connected Interleaved Inverter

Analog Filter Design

Review of D-STATCOM for Stability Analysis

A Corner Reflector Antenna on Slot Antenna Driven for 2.45 GHz Wireless LAN Systems

Seventh-order elliptic video filter with 0.1 db pass band ripple employing CMOS CDTAs

Design and Performance Comparison of PI and PID Controllers For Half Bridge DC-DC Converter

A SIMPLE HARMONIC COMPENSATION METHOD FOR NONLINEAR LOADS USING HYSTERESIS CONTROL TECHNIQUE

Transcription:

American Journal of Electrical and Electronic Engineering, 2014, Vol. 2, No. 6, 159-164 Available online at http://pub.ciepub.com/ajeee/2/6/1 Science and Education Publihing DO:10.12691/ajeee-2-6-1 DVCC Baed K.H.N. Biquadratic Analog Filter with Digitally Controlled Variation Bilal Arif *, Mohd. Uama mail, Ale mran Department of Electronic Engineering, Aligarh Mulim Univerity, Aligarh, ndia * Correponding author: arifbilal25@gmail.com Received May 07, 2014; Revied November 09, 2014; Accepted November 23, 2014 Abtract n thi paper, a digitally controlled ingle input multi output current-mode K.H.N. Biquad Filter i preented. The filter circuit i compoed of three DVCC together with four grounded reitor and two grounded capacitor. The digital control i incorporated uing a current-umming network (CSN). Tuning of reonant frequency i carried out by 3 bit digital control word. Block by block replacement ha been done to oberve the change in the relationhip between reonant frequency of the band-pa filter with the control word. The filter circuit howed three different variation when the DVCC block were replaced (one by one) with 3-bit DC-DVCC block. PSPCE imulation uing TSMC 0.25 micron CMOS technology have been performed to validate the theoretical reult. Keyword: Current-mode, Differential Voltage Current Conveyor (DVCC), multifunctional filter, digitally controlled DVCC (DC-DVCC), Cut off frequency, K.H.N. Biquad filter Cite Thi Article: Bilal Arif, Mohd. Uama mail, and Ale mran, DVCC Baed K.H.N. Biquadratic Analog Filter with Digitally Controlled Variation. American Journal of Electrical and Electronic Engineering, vol. 2, no. 6 (2014): 159-164. doi: 10.12691/ajeee-2-6-1. 1. ntroduction n the recent time the current mode filter have gained utility in variou ignal proceing application. Thee filter have revolutionized the modern day ignal proceing and have replaced their voltage mode counterpart in everal of application. Moreover filter which could provide imultaneou realization of the baic filter function have proved themelve ueful in variou application which include touch-tone telephone tone decoder, phae-locked loop FM tereo demodulator and croover network ued in a threeway high-fidelity loudpeaker. With the inception of Current Conveyor (CC), the filter deign ha reached a new height and variou variant of CC have alo gained attraction [1-10]. Variou digitally controlled filter have been propoed and realized in the recent time. n [11] H.P. Chen and S.S. Shen preented a DVCC baed Univeral capacitor grounded voltage mode filter which realized all the five generic filter repone imultaneouly. n [12] H. P. Chen preented tunable current mode univeral filter, the high output impedance of thi filter enable eay cacading in current-mode operation alo in different mode of operation it could realize different filter repone imultaneouly. Two year back. A. Khan and A. M. Nahha preented a CC baed reconfigurable firt order multifunction filter whoe frequency could be changed with a digital control word [13]. n thi paper, the circuit propoed in [14] by Muhammed A. brahim, Shahram Minaei and Hakan Kuntman, ha been ued to deign and implement a digitally controlled current-mode K.H.N. biquad. Uing grounded capacitor, the circuit become uitable for integration a the grounded capacitor circuit can compenate for the tray capacitance at the repective node. PSPCE imulation of the CMOS baed programmable filter are performed to demontrate reult. Figure 1. Symbol repreenting the dual output DVCC [15] 2. DVCC DVCC i a five-terminal active analog building block illutrated in Figure 1, with terminal characteritic decribed by the following matrix equation [15]. Y1 0 0 0 0 0 VY1 0 0 0 0 0 V Y2 Y2 V X = 1 1 0 0 0 X Z+ 0 0 1 0 0 VZ+ Z 0 0 1 0 0 V Z (1)

160 American Journal of Electrical and Electronic Engineering DVCC exhibit negligible (ideally zero) input reitance at terminal X, and very high (ideally infinite) reitance at both Y terminal a well a the Z terminal. The output current follow the input current direction with both current flowing either into or out of the device. The CMOS implementation of DVCC i a hown in Figure 2. RCR 1 1 2 Q = (6) RRC 3 4 2 We can ee that lowpa, bandpa and highpa function can be imultaneouly realized without changing the topology. n imulation, uing PSPCE the DVCC wa realized by the CMOS implementation hown in Figure 2 uing TSMC 0.25-µm proce parameter. The apect ratio of the CMOS tranitor of the DVCC are preented in Table. The upply voltage were taken a, V DD = V SS = 2 V and the biaing voltage were aigned value, V B1 = 1.32 V and V B2 = +0.7 V. The circuit wa deigned for f o = ω o /2π = 100 khz and Q = 0.707 by chooing R 1 = R 2 =R 3 = R 4 = 1 kω and C 2 =2 C 1 = 1.125 nf. The repone of the multifunctional filter are hown in Figure 4 (a) and Figure 4 (b). The reult are in full conformity with the theoretical analyi. Figure 2. CMOS realization of the dual-output DVCC [15] MPLEMENTATON OF KHN BQUAD The implemented KHN biquad i illutrated in Figure 3. The analyi of the circuit yield the following equation (2), (3) and (4). Figure 4 (a). Simulated Lowpa and Highpa repone Figure 3. K.H.N. Biquad Filter Realization [14] RRC 2 3 1 = 1 R + + N 2 1 2 R = 1 R + + HP 2 N 2 1 LP R2R3R4CC 1 2 = 1 R + + N 2 1 (2) (3) (4) The reonant angular frequency o, and the quality factor, Q, are given by (5) and (6) repectively. = (5) Figure 4 (b). Simulated Bandpa repone Table 1. Apect ratio of the cmo tranitor of the dvcc [15] Tranitor W (μm) L (μm) M 1-M 4 1 0.8 M 5-M 6 24.2 0.8 M 7-M 8 6.8 0.8 M 9-M 11, M 17 18.6 0.6 M 12-M 14 25 0.8 M 15 19.6 0.8 M 16 18 0.8 M 18 20 0.6 3. DC-DVCC To introduce the programmability in the multifunctional filter we have ued a digitally controlled DVCC (DC-

American Journal of Electrical and Electronic Engineering 161 DVCC) hown in Figure 5. The modified terminal characteritic for the ame are a follow Y1 0 0 0 0 0 VY1 Y2 0 0 0 0 0 VY2 V X = 1 1 0 0 0 X (7) Z+ 0 0 k 0 0 VZ+ Z 0 0 k 0 0 V Z Where: Z k = (8) X For obtaining the digital control in the DVCC current umming network (CSN) are employed at the Z (Z+ and Z-) terminal for controlling the current tranfer gain parameter k. The gain parameter k how a variation from 1 to (2 n 1), where n i the number of tranitor array. The modified circuit of DVCC with the tranitor array i a hown in Figure 5. The CSN conit of n tranitor pair, the apect ratio of whoe PMOS and NMOS tranitor repectively are given by: W i W = 2 (9) L L i 9 W i W = 2 (10) L i L 12 Furthermore, the current at the Z terminal which i aumed to be flowing out of the DC-DVCC, can be expreed by: z n 1 i i2 ( 9 12 ) (11) = d i= 0 Therefore, the propoed DC-DVCC provide a current tranfer gain, k equal to: X n i= 1 i d 2 ( ) 0 ( ) z k = = = (12) i 9 12 n 1 i d 2 i= 0 i 9 12 Where d i are the bit applied to the i-th branch in the CSN. Now the current flow in a particular branch i enabled or diabled depending upon whether d i i a logic 1 or logic 0 [16]. The reonant frequency i now defined a αβγ = (14) A could be clearly een from (14) the reonant frequency of the Bandpa filter can be controlled by changing the value of the gain parameter α, β and γ. Thi variation will not require any change in the value of the paive component. n the analyi that follow it i aumed that if the DVCC i replaced by DC-DVCC the gain parameter for repective block take the value k, however if the DVCC i retained, the gain parameter attain value equal to 1. Figure 5. CMOS realization of the DC- DVCC having gain k Replacing the firt block (correponding to α) by DC- DVCC, therefore for thi configuration we have α= k and β=γ= 1, hence the equation for the band-pa repone and the expreion for the reonant frequency are repectively given by: k RRC 2 3 1 1 kr + k + R C R R R C C N 2 1 2 1 (15) k = (16) The configuration i illutrated in Figure 6. 4. Comparative Study of Variation in Bandpa Filter Reonant Frequency n thi ection the dicuion i retricted to the variation in reonant frequency of Band Pa filter only. The circuit hown in Figure 3 wa modified by replacing a DVCC block with a DC-DVCC block, one by one o that change in relationhip between the reonant frequency and control word can be oberved. Each block i aigned an individual gain α, β and γ repectively. The analyi i done and the following expreion wa obtained for the band pa repone. αβ RRC 2 3 1 (13) N 2 1 αβγ + α + Figure 6. Configuration for α= k and β=γ= 1 From (16) it i evident that the reonant frequency varie with the control word k, in a quare root fahion. The configuration hown in Figure 6 i imulated uing PSPCE and the Bandpa ree obtained for the control word ([0 0 1] and [1 1 1]) are hown in Figure 7 (a) and Figure 7 (b).

162 American Journal of Electrical and Electronic Engineering Figure 7(a). Simulated magnitude repone (in db) for band pa filter with control word [d 2 d 1 d 0 = 0 0 1] elected for circuit of Figure 6 Figure 9(a). Simulated magnitude repone (in db) for band pa filter with control word [d 2 d 1 d 0 = 0 0 1] elected for circuit of Figure 8 Figure 7(b). Simulated magnitude repone (in db) for band pa filter with control word [d 2 d 1 d 0 = 1 1 1] elected for circuit of Figure 6. The imulation how a gradual increae in the reonant frequency when the control word i increaed, the obervation are recorded in Table. Now when the econd block i replaced the value of the gain parameter change to α= β=k and γ= 1 hence the equation for the band-pa repone and the expreion for the reonant frequency are repectively given by: 2 1 k R RRC 2 3 1 2 N 2 1 k + k + R C R R R C C 2 1 (17) = k (18) The configuration i illutrated in Figure 8 Figure 9(b). Simulated magnitude repone (in db) for band pa filter with control word [d 2 d 1 d 0 = 11 1] elected for circuit of Figure 6 The imulation how an increae in the reonant frequency when the control word i increaed, the obervation are recorded in Table 2. When the third block i replaced the value of the gain parameter change to α= β=γ=k hence the equation for the band-pa repone and the expreion for the reonant frequency are repectively given by: 2 1 k R RRC 2 3 1 3 N 2 1 k + k + R C R R R C C 2 1 (19) 3/2 = k (20) The configuration i illutrated in Figure 10 Figure 8. Configuration for α= k and β=γ= k From (18) it i evident that the reonant frequency varie with the control word k, in a linear fahion. The configuration hown in Figure 8 i imulated uing PSPCE and the Bandpa ree obtained for the control word ([0 0 1] and [1 1 1]) are hown in Figure 9 (a) and Figure 9 (b). Figure 10. Configuration for α= β=γ= k From (20) it i evident that the reonant frequency varie with the control word k, in a k 3/2 fahion. The

American Journal of Electrical and Electronic Engineering 163 configuration hown in Figure 10 i imulated uing PSPCE and the Bandpa ree obtained for the control word ([0 0 1] and [1 1 1]) are hown in Figure 11 (a) and Figure 11 (b). Figure 12, Figure 13 and Figure 14 are the plot howing variation in reonant frequency of the Bandpa filter configuration hown in Figure 6, Figure 8, Figure 10. Figure 11(a). Simulated magnitude repone (in db) for band pa filter with control word [d 2 d 1 d 0 = 0 0 1] elected for circuit of Figure 10 Figure 12. Variation in reonant frequency of F with digital control word for circuit of Figure 6 Figure 11(b). Simulated magnitude repone (in db) for band pa filter with control word [d 2 d 1 d 0 = 1 1 0] elected for circuit of Figure 10 The imulation how an increae in the reonant frequency when the control word i increaed, the obervation are recorded in Table 2. The circuit preented in [14] for a particular deign worked only for a ingle frequency but uing the modification uggeted in thi paper the utility of the circuit i increaed. Now the circuit when elected for a particular variation and deigned for a particular et of value of reitance and capacitance can work for even different frequencie. Table 2. Variation in reonant frequency of bandpa repone with the control word Reonant Reonant frequency Reonant frequency of of F of Circuit of frequency of F Control F of Circuit Figure 10 (khz) of Circuit of word, k of Figure 8 3 Figure 6 (khz) (ω k 2 (khz) ) (ω k) (ω k) 1 97.79 93.51 95.63 2 270.40 187.00 135.23 3 491.75 282.78 166.29 4 759.70 380.27 191.23 5 1045.13 475.54 213.84 6 1376.03 568.66 235.16 7 1689.10 661.28 257.16 Figure 13. Variation in reonant frequency of F with digital control word for circuit of Figure 8 Figure 14. Variation in reonant frequency of F with digital control word for circuit of Figure 10 The plot for the variation in reonant frequency obtained by imulation upport the theoretical analyi. For the circuit in Figure 6 we have obtained a quare root variation then linear variation i oberved for the circuit of Figure 8 finally a variation directly proportional to k 3/2 i oberved for circuit of Figure 10.

164 American Journal of Electrical and Electronic Engineering 5. Concluion n thi paper, a digitally programmable current mode K.H.N. biquad filter baed on three DVCC wa preented. Digital control ha been achieved with the introduction of CSN and variation of 3-bit digital control word (k). Now thi circuit can be tuned for even different frequencie for a particular deign and variation. Thi multi frequency tenability within the ame deign i the contribution for thi circuit The circuit wa configured in three different way to provide different relation between reonant frequency of the Bandpa filter and the digital control word (k). The variation obtained were dependent upon the number of DC-DVCC ued. When a ingle DVCC wa replaced with a DC-DVCC quare root relation between reonant frequency and k wa obtained, thi variation became linear on replacement of econd DVCC block and when the final block wa replaced the reonant frequency became directly proportional to k 3/2. The obervation upport the fact that the reonant frequency of Bandpa filter i directly proportional to k a/2, where a i the number of DVCC replaced with DC-DVCC. Hence we obtained a circuit whoe variation (relationhip) of reonant frequency can be controlled. PSPCE imulation were carried out to verify the working of the digitally controlled K.H.N. Biquad Filter. Reference [1] H. O. Elwan, A. M. Soliman. "A novel CMOS current conveyor realization with an electronically tunable current mode filter uitable for VLS." Circuit and Sytem : Analog and Digital Signal Proceing, EEE Tranaction, vol. 43, iue. 9, pp. 663-670, Sep. 1996. [2] C.M. Chang, M.J. Lee. Voltage-mode multifunction filter with ingle input and three output uing two compound current conveyor. Circuit and Sytem : Fundamental Theory and Application, EEE Tranaction, vol. 46, iue. 11, pp. 1364-1365, Nov. 1999. [3] O. Cicekoglu. Current-mode biquad with a minimum number of paive element. Circuit and Sytem : Analog and Digital Signal Proceing, EEE Tranaction, vol. 48, iue. 2, pp. 221-222, Feb. 2001. [4] H. Y. Wang, C. T. Lee. Veratile inenitive current-mode univeral biquad implementation uing current conveyor. Circuit and Sytem : Analog and Digital Signal Proceing, EEE Tranaction, vol. 48, iue. 4, pp. 409-413, Apr. 2001. [5] A.S. Sedra, K.C. Smith. A econd generation current conveyor and it application. EEE Tranaction on circuit theory, vol. 17, pp.132-134, Feb. 1970. [6] W. Chiu, S.. Liu, H. W. Tao, J. J. Chen. CMOS differential difference current conveyor and their application. EE Proceeding-Circuit, Device and Sytem, vol. 143, iue. 2, pp. 91-96, Apr. 1996. [7] H.O. Elwan, A. M. Soliman. Novel CMOS differential voltage current conveyor and it application. EE Proceeding-Circuit, Device and Sytem, vol. 144, iue. 3, pp. 195-200, Jun. 1997. [8] T. Dotal, D. Biolek, K. Vrba. Adjoint voltage-current mode tranformation for circuit baed on modern current conveyor. Device, Circuit and Sytem, Proceeding of the Fourth EEE nternational Caraca Conference, 2002, pp. T034-1. [9] B. Wilon, Recent development in current conveyor and current-mode circuit. Circuit, Device and Sytem, EE Proceeding G, vol. 137, iue. 2, pp. 63-77, Apr.1990. [10] H. Hakan Kuntman. New Advance and Poibilitie in Active Circuit Deign. in Proc. 10th nternational Conference on Development and Application Sytem, 2010, pp. 9-18. [11] H. P. Chen and S. S. Shen. "A veratile univeral capacitorgrounded voltage-mode filter uing DVCC." ETR journal, vol. 29, iue. 4, pp. 470-476, Aug. 2007. [12] H. P. Chen. "Tunable veratile current-mode univeral filter baed on plu-type DVCC." AEU-nternational Journal of Electronic and Communication, vol. 66, iue. 4, pp. 332-339, 2012. [13]. A. Khan and A. M. Nahha. "Reconfigurable Voltage Mode Firt Order Multifunctional Filter uing Single Low Voltage Digitally Controlled CMOS CC." nternational Journal of Computer Application, vol. 45, iue. 5, pp. 37-40, May. 2012. [14] M.A. brahim, S. Minaei, H. Kuntman. A 22.5 MHz currentmode KHN biquad uing differential voltage current conveyor and grounded paive element." AEU-nternational Journal of Electronic and Communication, vol. 59, iue. 5, pp. 311-318, 2005. [15] W. Tangrirat, O. Chaannumin. Voltage -mode multifunctional biquadratic filter uing ingle DVCC and minimum number of paive element. ndian Journal of Pure and Applied Phyic, vol. 49, pp.703-707, Oct. 2011. [16] S. A. Mahmoud, M.A. Hahieh. and A.M. Soliman. Lowvoltage digitally controlled fully differential current conveyor. Circuit and Sytem : Regular Paper, EEE Tranaction, vol. 52, iue. 10, pp. 2055-2064, Oct. 2005.