Sherlock Solder Models

Similar documents
Electronics Materials-Stress caused by thermal mismatch

Electronic materials and components-semiconductor packages

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.

Library Expert Through hole Families

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

EIA Standard Board Layout Drawing for BGA, CCGA, CSP, and QFN

Workshop Part Identification Lecture N I A G A R A C O L L E G E T E C H N O L O G Y D E P T.

USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS

Specifications subject to change Packaging

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

Flip-Chip PBGA Package ConstructionÑ Assembly and Board-Level Reliability

Two major features of this text

INDEX BY DEVICE TYPE OF REGISTERED MICROELECTRONIC OUTLINES (MO) REGISTRATION NO.

Chapter 2. Literature Review

Product Information. Allegro Hall-Effect Sensor ICs. By Shaun Milano Allegro MicroSystems, LLC. Hall Effect Principles. Lorentz Force F = q v B V = 0

Chapter 11 Testing, Assembly, and Packaging

A passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)

Thermal Cycling and Fatigue

PCB Design (with EAGLE tutorial) TA: Robert Likamwa ELEC 424, Fall 2010

TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct

!"#$"%&' ()#*+,-+.&/0(

Enabling concepts: Packaging Technologies

Aim. Lecture 1: Overview Digital Concepts. Objectives. 15 Lectures

Application Bulletin 240

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC

CAD Layout Recommendations for the PowerBlox Family

Prepared by Qian Ouyang. March 2, 2013

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads

Flip Chip Installation using AT-GDP Rework Station

B. Flip-Chip Technology

(12) United States Patent (10) Patent No.: US 6,387,795 B1

Flip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils

The Novel Thin Flexible PCB Module for 3D Packages

Component Miniaturization and High-Density Technologies in Space Applications

GaAs MMIC Non-Linear Transmission Line. Packag e. Refer to our website for a list of definitions for terminology presented in this table.

INTERNATIONAL STANDARD

SMP-CGA DIRECT MOUNT, SOLDERLESS SOCKET FOR BURN-IN AND TEST APPLICATIONS

High efficient heat dissipation on printed circuit boards

BGA inspection and rework with HR 600/2 Failure analysis and assembly repair

Inspection Method Sheet

(12) Patent Application Publication (10) Pub. No.: US 2011/ A1

Printing and Assembly Challenges for QFN Devices

5 6.4 GHz 2 Watt Power Amplifier

BEE 2233 Digital Electronics. Chapter 1: Introduction

Vishay Dale Thin Film Land Patterns

سمینار درس تئوری و تکنولوژی ساخت

The Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest

TN016. PCB Design Guidelines for 5x5 DFN Sensors. Introduction. Package Marking

General Rules for Bonding and Packaging

Digital Logic ircuits Circuits Fundamentals I Fundamentals I

MICROELECTRONICS PACKAGING TECHNOLOGY ROADMAPS, ASSEMBLY RELIABILITY, AND PROGNOSTICS. Reza Ghaffarian

SATECH INC. The Solutions Provider!

UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD. BROADCOM CORPORATION Petitioner v. TESSERA, INC. Patent Owner.

Switcher Assembly guide. Switcher Assembly guide 1. Soldering. 2. Switcher3 vs Switcher2. 3. PCB split.

AC & DC Characteristics Over Guaranteed Operating Temperature Range

23. Packaging of Electronic Equipments (2)

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Chip Assembly on MID (Molded Interconnect Device) A Path to Chip Modules with increased Functionality

Ceramic Sandwich, Single-In-Line Thin Film Resistor, Through Hole Network (Low Profile 0.20 Custom)

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group

Ceramic Monoblock Surface Mount Considerations

Yole Developpement. Developpement-v2585/ Publisher Sample

Thin Film Resistor Integration into Flex-Boards

a gif (12) United States Patent 2OO US 6,355,502 B1 Mar. 12, 2002 Kang et al. (45) Date of Patent: (10) Patent No.: (54) SEMICONDUCTOR PACKAGE AND

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH

ADVANCED HAND SOLDERING TECHNIQUES TRAINING CERTIFICATION TEST (DVD-111C) v.1

Cost-minimized Double Die DRAM Packaging for Ultra-High Performance DDR3 and DDR4 Multi-Rank Server DIMMs

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

Challenges of Evolving Technology in the Workplace. Tips. Bubba Powers. Board Density. Best Rework Soldering Practices. Power. Substrates.

AND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE

Testing of Chips Used for Artificial Intelligence. PH Chen, Project Management KeyStone Alan Liao, Product Marketing FormFactor

Throughout the course best practice will be observed as described in International Standard IPC 610.

Bob Willis Process Guides

High Power Thin Film Wraparound Chip Resistor

GaAs MMIC Non-Linear Transmission Line. Description Package Green Status

SSRP LTC1746 Assembly Manual V0.1 Check the most recent version

BGA (Ball Grid Array)

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

MIL-STD-883E METHOD BOND STRENGTH (DESTRUCTIVE BOND PULL TEST)

mcube LGA Package Application Note

Circuit Board Assembly Instructions for Babuinobot 1.0

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC

QLG1 GPS Receiver kit

AND8345/D. WDFN6 2x2 Cool 506AN Dual MOSFET Package Board Level Application Notes and Thermal Performance APPLICATION NOTE

C30737 Array Series Silicon Avalanche Photodiode Arrays (APD Arrays) for LiDAR, range finding and laser meters

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13

Parameter Frequency (GHz) Min. Typ. Max. Units DC GHz GHz GHz Attenuation Range DC GHz 31.5 db

Parameter Frequency (GHz) Min. Typ. Max. Units DC GHz GHz GHz Attenuation Range DC GHz 31.5 db

Module No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures

Molded, 25 mil Pitch, Dual-In-Line Thin Film Resistor, Surface Mount Network

DATASHEET ISL9021A. Features. Pinouts. Applications. 250mA Single LDO with Low I Q, Low Noise and High PSRR LDO. FN6867 Rev 2.

The Design Challenge to Integrate High Performance Organic Packaging into High End ASIC Strategic Space Based Applications.

Application Note 5026

Introduction to PLED Open LED Protection Devices

Advanced Packaging - Pulsed-laser Heating for Flip Chip Assembly

Polyphase network kit

LT3755-2, LT HIGH VOLTAGE LED CONTROLLER DESCRIPTION DEMO CIRCUIT 1268B QUICK START GUIDE

GaAs MMIC Power Amplifier

Transcription:

Introduction: Sherlock Solder Models Solder fatigue calculations in Sherlock are accomplished using one of the many solder models available. The different solder models address the type of package that is used for an individual component. Knowing which solder model to select requires knowing and being able to identify the package type of a component. This document will outline which packages use each of the solder models as well as how to identify packages. Solder Models: The available solder models available are listed below: BGA CBGA CC CGA Die LCCC Leaded QFN Thruhole BGA Model The BGA model is used for all BGA (Ball Grid Array) Packages. These are IC packages that have a grid pattern on the bottom made of solder balls. These solder balls melt during reflow and solder the BGA package to the PCB. The BGA solder model is valid for wire bonded BGAs as well as flip chip BGAs. Figure 1: BGA (Ball Grid Array) Packages

CBGA Model The CBGA model is used for BGAs with a ceramic substrate. This package can look very similar to a normal BGA as the substrate is often covered with overmold and therefore it can be difficult to see if the substrate is ceramic. The datasheet will however indicate if the substrate is ceramic. CC Model The CC model is used for all leadless chip carrier packages. These packages can be used for a variety of functions from resistors and capacitors to ferrites and diodes. These components are terminated at opposite ends and then attached to a PCB by soldering the end caps to copper pads on the board. It is important that the correct material is attributed to the component depending on its application as this will affect the solder fatigue results. As CC components have no leads, the dimensions of the pads on the board are critical for determining the solder area. Figure 2: Various CC (Chip Carrier) Packages

CGA Model The CGA model is used for column grid array components. These components are like BGAs in appearance however instead of using solder balls as the interface between the component and the PCB, CGAs uses solder columns. Figure 3:CGA (Column Grid Array) Package Die Model The Die model is use when a die is attached directly to a PCB. Die attach material is used to glue the die to the PCB and then wirebonds are used to connect the die electrically to the PCB. The whole die can then be encapsulated to create a glob top to protect the die and wirebonds. Figure 4: Die Attached Package

LCCC Model The LCCC model is used for leaded ceramic chip carriers. These are IC components that have leadless pins around the sides of the components. The sides are often castellated, and solder is applied in these areas. Figure 5: LCCC (Leadless Ceramic Chip Carrier) Packages Leaded Model The leaded model is used for all leaded components regardless of the lead geometry. Lead geometry can take many forms such as C-Leads, J-Leads, L-Leads, Gullwing Leads and Stub Leads. It is important that for leaded parts the dimensions of the leads are correctly defined as the solder model uses these dimensions to determine the solder application area. Figure 6 (L to R): C-Lead, J-Lead, L-Lead, Gullwing & Stub Lead Packages

QFN Model The QFN model is used for quad flat no-leads packages as well as DFN (dual flat no-leads) packages. These are IC packages that have pins around the perimeter of the package. These pins can be along two parallel edges in the case of DFNs or all four edges for QFNs. The distinguishing feature that of a DFN or QFN is that is has a thermal pad, referred to as a flag, underneath the component. This is important as solder is applied to the flag and therefore must be accounted for in the solder model. This flag can also take the form of multiple smaller flags. If this is the case, the areas of these flags can be summed and entered as a single flag in the Parts Properties. Figure 7 (L to R:) DFN (Dual Flat No-Leads) & QFN (Quad Flat No-Leads) Package Thruhole Model The thruhole model is used for any components that are attached to the PCB using leads soldered into thruholes instead of surface mounting. Thruhole components can take many forms and provide different functions, however the solder applied is always the same and failure is a result of lead dimensions. Figure 8: Various Thruhole Components