Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Similar documents
MOSFET short channel effects

International Journal of Scientific & Engineering Research, Volume 6, Issue 2, February-2015 ISSN

NAME: Last First Signature

Design of 45 nm Fully Depleted Double Gate SOI MOSFET

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

PERFORMANCE EVALUATION OF FD-SOI MOSFETS FOR DIFFERENT METAL GATE WORK FUNCTION

Solid State Device Fundamentals

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Lecture 4. MOS transistor theory

Session 10: Solid State Physics MOSFET

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

FUNDAMENTALS OF MODERN VLSI DEVICES

Semiconductor Physics and Devices

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

Separation of Effects of Statistical Impurity Number Fluctuations and Position Distribution on V th Fluctuations in Scaled MOSFETs

Modeling & Analysis of Surface Potential and Threshold Voltage for Narrow channel 3D FDSOI MOSFET

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

Performance Evaluation of MISISFET- TCAD Simulation

Reliability of deep submicron MOSFETs

Performance Analysis of Vertical Slit Field Effect Transistor

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE

Department of Electrical Engineering IIT Madras

Two Dimensional Analytical Threshold Voltages Modeling for Short-Channel MOSFET

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

EECS130 Integrated Circuit Devices

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction

MOS TRANSISTOR THEORY

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

ECE 440 Lecture 39 : MOSFET-II

8. Characteristics of Field Effect Transistor (MOSFET)

Journal of Electron Devices, Vol. 20, 2014, pp

MOSFET & IC Basics - GATE Problems (Part - I)

DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION

Three Terminal Devices

THRESHOLD VOLTAGE CONTROL SCHEMES

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

MOSFET Parasitic Elements

Drive performance of an asymmetric MOSFET structure: the peak device

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Sub-Threshold Region Behavior of Long Channel MOSFET

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

Analytical Model for Surface Potential and Inversion Charge of Dual Material Double Gate Son MOSFET

Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications

Advanced MOSFET Basics. Dr. Lynn Fuller

4.1 Device Structure and Physical Operation

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Introduction to Electronic Devices

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Effect of High-k Gate on the functioning of MOSFET at nano meter sizes

Electrical Characterization of a Second-gate in a Silicon-on-Insulator Transistor

Influence of Fin Shape and Temperature on Conventional and Strained MuGFETs Analog Parameters

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

Semiconductor Devices

Semiconductor TCAD Tools

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

EE70 - Intro. Electronics

Performance advancement of High-K dielectric MOSFET

INTRODUCTION TO MOS TECHNOLOGY

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

INTRODUCTION: Basic operating principle of a MOSFET:

A Review of Analytical Modelling Of Thermal Noise in MOSFET

DG-FINFET LOGIC DESIGN USING 32NM TECHNOLOGY

An Analytical model of the Bulk-DTMOS transistor

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

Organic Electronics. Information: Information: 0331a/ 0442/

CONTENTS. 2.2 Schrodinger's Wave Equation 31. PART I Semiconductor Material Properties. 2.3 Applications of Schrodinger's Wave Equation 34

UNIVERSITY OF CALIFORNIA AT BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences.

Substrate Bias Effects on Drain Induced Barrier Lowering (DIBL) in Short Channel NMOS FETs

Semiconductor Physics and Devices

Why Scaling? CPU speed Chip size R, C CPU can increase speed by reducing occupying area.

Investigation of a new modified source/drain for diminished self-heating effects in nanoscale MOSFETs using computer simulation

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE

Device design methodology to optimize low-frequency Noise in advanced SOI CMOS technology

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

A BRIEF STUDY ON CHALLENGES OF MOSFET AND EVOLUTION OF FINFETS

Alternative Channel Materials for MOSFET Scaling Below 10nm

PHYSICS OF SEMICONDUCTOR DEVICES

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

A perspective on low-power, low-voltage supervisory circuits implemented with SOI technology.

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

Origin of the Low-Frequency Noise in the Asymmetric Self-Cascode Structure Composed by Fully Depleted SOI nmosfets

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India

Research Article Analysis of Kink Reduction in SOI MOSFET Using Selective Back Oxide Structure

Introduction to VLSI ASIC Design and Technology

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Optimization of Direct Tunneling Gate Leakage Current in Ultrathin Gate Oxide FET with High-K Dielectrics

Davinci. Semiconductor Device Simulaion in 3D SYSTEMS PRODUCTS LOGICAL PRODUCTS PHYSICAL IMPLEMENTATION SIMULATION AND ANALYSIS LIBRARIES TCAD

ECE 340 Lecture 40 : MOSFET I

EECS130 Integrated Circuit Devices

Transcription:

International Journal of Engineering Works Kambohwell Publisher Enterprises Vol. 2, Issue 2, PP. 18-22, Feb. 2015 www.kwpublisher.com Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET K.Ullah, S.Riaz, M.Habib, F.Abbas, S.Naseem, I.Shah, A.Bukhtiar Abstract Impact ionization in fully depleted (FD) Silicon On Insulator (SOI) n-channel MOSFET is investigated as a function of the doping concentration. We have found that impact ionization increases with the decrease in the doping concentration and vice versa. Simulation results obtained from Sentaurus TCAD with the higher doping concentration can control the threshold voltage (V th ). Furthermore we have examined the effect of doping concentration on the transconductance (g m ) and have observed that transconductance is inversely proportional of the doping concentration. Keywords Impact ionization, channel doping concentration, threshold voltage, transconductance I. INTRODUCTION The FD SOI MOSFET is very well known for its better subthreshold slope along with small parasitic capacitance. FD SOI devices with thin Silicon film thickness and high doping density holds the better subthreshold slope due to the high doping concentration in channel region. When a high electric field is applied then carriers come closer to the surface. This facilitate the gate to control the carriers which results in a improvement of subthreshold slope [1], [2]. FD SOI MOSFET switches signal faster at very low operating voltage and contain high speed also, there is a reduction in short channel effects and negligible drain to substrate capacitance [3]. In electronic devices impact ionization plays an important role to enhance the drain current. When high energy electrons collide with the lattice atoms then a large number of electron-hole pairs generated. This phenomenon is referred to the impact ionization. The electric fields which required to produce the impact ionization phenomenon depends on the band-gap of the material. It ranges from 104 Vcm-1 for low band-gap material to 105 Vcm-1 for the wide band-gap material. Impact ionization is the function of doping concentration, when the Kaleem Ullah: CSSP University of Punjab Lahore Pakistan,kaleem_758@yahoo.com Saira Riaz, CSSP University of Punjab Lahore Pakistan,saira_cssp@yahoo.com M.Habib, CSSP University of Punjab Lahore Pakistan,mhabiblhr@gmail.com F.Abbas, CSSP University of Punjab Lahore Pakistan,fakhar.abbas30@yahoo.com S.Naseem, CSSP University of Punjab Lahore Pakistan,shahzad_naseem@yahoo.com I.Shah, CSSP University of Punjab Lahore Pakistan,ishfaq.pak@gmail.com A.Bukhtiar,, CSSP University of Punjab Lahore Pakista,irfanbukhtiar@yahoo.com doping concentration becomes lower and decreases when doping concentration is high. R. Rao et al [4] reported that threshold voltage depends on the doping concentration. Increasing doping concentration threshold voltage also increases. Therefore we can better control the threshold voltage by varying the doping concentration of the channel. In our present work, we have examined the effect of doping concentration which plays a very important role in the impact ionization. Impact ionization of the n-channel FD SOI MOSFET for different concentration has been investigated at different operating temperature. The paper has organized in the following Sections. Section II is based on device structure with proper dimension of the device. Section III explains the effect of doping on the device electrical behaviour and in Section IV we have concluded our results. II. STIMULATED STRUCTURE Figure 1 shows a schematic cross sectional view of the n- Channel FD SOI MOSFET along with the doping profile Figure 1. A cross-section view of the n-channel FD SOI MOSFET. parameter because due to scaling the short channel effect reduces [2]. The main advantages of the SOI MOSFET are containing the improved isolation, reduced drain to source capacitance, low operating voltage and faster switching signals [3].Many authors reported the effects of temperature on the SOI For designing the device, we used sentaurus

structure editor for the simulation of the proposed device structure. To design a device the important feature to keep in the mind are high saturation current and low on resistance. The n-channel FD SOI-MOSFET with t Si = 50 nm has selected as shown in Figure 1. Gate oxide thickness (t ox ) and buried oxide (BOX) thickness is 5 nm and 100 nm. The doping concentration in the substrate under the BOX (N sub ) is 1x10 15 cm -3. We take the doping concentration of drain/source is 1 10 18 cm -3 and of Poly-silicon gate is 1 10 19 cm -3. The gate length, height and doping concentration is selected to be 20 nm,100 nm and 1 10 20 cm -3. The channel doping is varying from 1 10 16 cm -3 to 8 10 17 cm -3. III. RESULTS AND DISCUSSION Figure 2 reveals the I d -V g characteristics curves for linear region with different channel doping concentrations at temperature of 300 and 600 K [5]. By increasing the gate voltage from -2 V the drain current does not rise so abruptly. As, the gate voltage increases from - 0.47346 V for the channel Figure 2. Simulated Id-Vg characteristics with different doping concentrations at (a) 300 K (b) 600 K Figure 3 shows the I d -V d curves for n-channel FD SOI MOSFET for different doping concentrations for higher operating voltage. The drain current rises swiftly at lower concentration as shown in output characteristics curve for gate voltage of 2 V. For low doping concentration, the impact ionization in the device is higher than heavy concentration in the channel region. For low doping concentration, the number of collisions to loss the energy will less which increase the mobility of electrons in the device. So, the drain current rises sharply and leads the impact ionization phenomenon in the output characteristics curves as shown in figure 3(a) and 3(b). Temperature also plays a vital role in the device output characteristics curves. As the temperature rises then the number of collisions increases which degrade the mobility due to which drain current decreases with increase in the temperature as shown in the figure 3(a) and 3(b).. doping concentration for 1 1016 cm-3 then there is sharp increase in the drain current was observed. Further increase in gate voltage, drain current comes into the saturation region. At 300 K, minimum numbers of electron-hole pairs are produced due to the small number of collision which is only governed by the low drain voltage. Therefore at lower voltage the drain current has a maximum value. At higher temperature minimum drain current was observed due to large number of collisions as shown in figure 2.

Figure 4(b): threshold variation at different doping concentrations at fixed V d(drain Voltage)= 5 V Figure 3. Simulated the I d-v d curves at gate voltage of 2 V at (a) 300 K (b) 600 K Threshold voltage (V th ) variation is also a function of channel doping concentration as shown in figure 4. Threshold voltage increases with increasing the doping concentration in the channel. The reason is that when we increase the channel doping concentration then Fermi potential increases. Depletion charge also increases with increasing the doping concentration. So, the device requires more effort to deplete the whole channel [7]. At lower operating voltage, There is a slightly increase in the threshold voltage as shown in figure 4(a). Threshold voltage increases reasonably with increasing the channel doping concentration as shown in figure 4(b). The reason is that at higher operating voltage, carriers having high energy to cross the Fermi potential as compared to low operating voltage. Figure 5 shows the effect of the doping concentration on the transconductance for different operating voltage. At low operating voltage transconductance slightly decreases with the increase in the doping concentration [8] as shown in figure 5(a). Transconductance increases quite fairly at higher operating voltage with increasing the channel doping concentrations. The reason is that at lower voltage very minor concentration of charge carriers is accelerated. This results in a small number of collisions so there is less mobility degradation. Drain. Figure 5(a). Effect transconductance with the dependence of doping concentrations at V d(drain Voltage)=0.05V. Figure 4(a). V th variation at different doping concentrations at fixed V d(drain Voltage) =0.05 V Figure 5(b). Effect transconductance with the dependence of doping concentrations at Vd (Drain Voltage)= 5 V The drain current variation with respect to doping concentration at different operating voltage is shown in figure 6(a,b) and 7(a,b). At higher operating voltage the reduction in drain current will maximum because of large number of collision as shown in figure 6 (b) and 7(b). There is a mobility

degradation at lower operating voltage and results in the high drain current as shown in figure 6(a) and 7(a). Drain current decreases sharply at higher temperature due to large number of collisions as in case of 600 K and becomes high at lower temperature as shown in figure 6 and 7. Figure 7(b). Variation of I d with doping concentration at higher operating voltages at 600K Temperature. Figure 6(a). Variation of I d with doping concentration at low operating voltages at 300 K Temperature IV. CONCLUSIONS Impact ionization of n-channel FD SOI MOSFET has been simulated with different channel doping concentration. It has been found that Impact ionization Increases with the decreases of the doping concentration. It has also examined that the threshold voltage increases with increasing the doping concentration. With increasing or decreasing the doping concentration we can better controls the threshold voltage. On the basis of the obtained results, it has examined that the drain current increases with decreasing the channel doping concentration. The effect of the doping concentration on the transconductance has also studied. It has been found that transconductance of the n-channel FD SOI MOSFET is inversely proportional to the channel doping concentration. Figure 6(b). Variation of I d with doping concentration at high operating voltages at 300 K Temperature Figure 7(a). Variation of I d with doping concentration at low operating voltages at 600 K Temperature. ACKNOWLEDGEMENT I would like to thanks to Professor Dr. Shehzad Naseem, Mr.Khalid and Mr.Irfan Bukhtiar for their valueable suggestions and good discussion. REFERENCES [1] R. J. Luyken, T. Schulz, J. Hartwich, L. Dreeskornfeld, M. Steadele, W. Reosner, Design considerations for fully depleted SOI transistors in the 25 50 nm gate length regime, Solid-State Electronics 47 (2003) 1199 1203. [2] J. B. Kuo, S. H. Lin, Wiley 2001 [3] H. Shang, M. H. White, An ultra-thin midgap gate FDSOI MOSFET, Solid-State Electronics 44 (2000) 1621-1625. [4] R. Rao, N. DasGupta, A. Dasgupta, Study of Random Dopant Fluctuation Effects in FD-SOI MOSFET Using Analytical Threshold Voltage Model, IEEE Transaction and Material Reliability 10(2010) 247-253. [5] M. J Gilbert, D. K. Ferry, Discrete dopant effect in ultra small fully depleted ballistic SOI MOSFET, Superlattices and Microstructures 34 (2003) 277-282. [6] B. Jharia, S. Sarkar, R. P. Agarwal, Analytical Study of Impact Ionization and Subthreshold Current in Submicron n-mosfet, Proceedings of the Sixth International Symposium on Quality Electronic Design 2005.

[7] X. Li, S. A. Parke, B. M. Wilamowski, Threshold voltage control for deep Sub-micrometer Fully Depleted SOI MOSFET, Proc. of the IEEE (2003) 284-287. [8] M. K. Won, C. Choi, C. An, M. S. Kang, Y. S. Koo, A Study on the Empirical Formulae of the Maximum Transconductance Variation in the NMOSFET as a Function of the Back Bias and the DopConcentration, Journal of the Korean Physical Society 39 (2001) S170_S172 [9] J. P. Colinge, Silicon on Insulator Technology, Material to VLSI, Springer, 3 rd Edition, 2004. Kaleem Ullah was born in Sialkot,Pakistan in 1988. He did his BS degree in Physics from Bahauddin Zakarya University Multan. He Completed his MS degree in Microelectronics Engineering ans Semiconductor Physics from Centre of Excellence in Solid State Physics from University of Punjab. In 2011 he engaged in Simulation of SOI based devices in University of Punjab for 1 year by Using TCAD Simulator.He has already published one paper as a first author named as Effect of high temperature on the Impact ionization of n-channel Fully Depleted SOI MOSFET in the International Journal of Engineering Works. Mr.KALEEM ULLAH is the member of editorial Board of the KombohwellPublishers.