FEATURES SYMBOL QUICK REFERENCE DATA

Similar documents
N-channel TrenchMOS transistor

N-channel TrenchMOS transistor

P-channel enhancement mode MOS transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

P-channel enhancement mode MOS transistor

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 25 V Very low on-state resistance Fast switching

2N Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

PSMN B. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

UNISONIC TECHNOLOGIES CO., LTD

BUK A. N-channel TrenchMOS standard level FET

UNISONIC TECHNOLOGIES CO., LTD

BUK A. N-channel TrenchMOS logic level FET

UNISONIC TECHNOLOGIES CO., LTD

PSMN026-80YS. N-channel LFPAK 80 V 27.5 mω standard level MOSFET

BUK B. N-channel TrenchMOS standard level FET

PSMN5R0-100PS. N-channel 100 V 5 mω standard level MOSFET in TO-220. High efficiency due to low switching and conduction losses

12 V and 24 V loads Automotive and general purpose power switching Motors, lamps and solenoids

PSMN PS. N-channel 100V 16 mω standard level MOSFET in TO-220. High efficiency due to low switching and conduction losses

UNISONIC TECHNOLOGIES CO., LTD UNA06R165M Advance POWER MOSFET

N-channel TrenchMOS logic level FET

Q101 compliant Suitable for logic level gate drive sources Suitable for thermally demanding environments due to 175 C rating

PSMN4R5-40BS. N-channel 40 V 4.5 mω standard level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

PSMN3R3-80ES. N-channel 80 V, 3.3 mω standard level MOSFET in I2PAK. High efficiency due to low switching and conduction losses

N-channel TrenchMOS logic level FET

BUK764R0-75C. N-channel TrenchMOS standard level FET. 12 V Motor, lamp and solenoid loads High performance automotive power systems

PSMN018-80YS. N-channel LFPAK 80 V 18 mω standard level MOSFET

UNISONIC TECHNOLOGIES CO., LTD UF7476 Preliminary POWER MOSFET

PSMN1R7-60BS. N-channel 60 V 2 mω standard level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

UNISONIC TECHNOLOGIES CO., LTD

BUK758R3-40E. 1. Product profile. N-channel TrenchMOS standard level FET 11 September 2012 Product data sheet. 1.1 General description

UNISONIC TECHNOLOGIES CO., LTD

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

FEATURES SYMBOL QUICK REFERENCE DATA

UNISONIC TECHNOLOGIES CO., LTD

FEATURES SYMBOL QUICK REFERENCE DATA

PSMN022-30BL. N-channel 30 V 22.6 mω logic level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

UNISONIC TECHNOLOGIES CO., LTD

IRF130, IRF131, IRF132, IRF133

UNISONIC TECHNOLOGIES CO., LTD UTT52N15H

N-channel TrenchMOS logic level FET. High efficiency due to low switching and conduction losses

BUK B. N-channel TrenchMOS standard level FET

N-Channel Enhancement Mode Field Effect Transistor

12 V and 24 V Automotive systems Electric and electro-hydraulic power steering Motors, lamps and solenoid control

UNISONIC TECHNOLOGIES CO., LTD

HCD80R600R 800V N-Channel Super Junction MOSFET

BUK7E1R9-40E. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

N-Channel Power MOSFET 500V, 9A, 0.9Ω

UNISONIC TECHNOLOGIES CO., LTD UFZ24N-F

PSMN2R0-30YL. N-channel 30 V 2 mω logic level MOSFET in LFPAK. High efficiency due to low switching and conduction losses

UNISONIC TECHNOLOGIES CO., LTD UT4411

N-Channel Power MOSFET 30V, 185A, 1.8mΩ

AEC Q101 compliant Low conduction losses due to low on-state resistance Suitable for standard level gate drive sources

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UTT30P04 Preliminary Power MOSFET

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD 5N60

N-Channel Power MOSFET 100V, 46A, 16mΩ

BUK9Y19-75B. N-channel TrenchMOS logic level FET

BSN274; BSN274A N-channel enhancement mode vertical D-MOS transistor

PSMN3R0-60ES. High efficiency due to low switching and conduction losses Suitable for standard level gate drive sources

UNISONIC TECHNOLOGIES CO., LTD UTT150N03 Preliminary Power MOSFET

BUK9Y B. N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

40 V N-channel Trench MOSFET

N- and P-Channel 60V (D-S) Power MOSFET

BUK964R2-80E. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data

N & P-Channel 100-V (D-S) MOSFET

PSMN BS. High efficiency due to low switching and conduction losses Suitable for standard level gate drive

UNISONIC TECHNOLOGIES CO., LTD UT4413

PSMN Y. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

UNISONIC TECHNOLOGIES CO., LTD

BUK626R2-40C. N-channel TrenchMOS intermediate level FET. AEC Q101 compliant Suitable for standard and logic level gate drive sources

N-channel TrenchMOS intermediate level FET. AEC Q101 compliant Suitable for standard and logic level gate drive sources

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - SOT82 PIN CONFIGURATION SYMBOL

PSMN1R7-30YL. N-channel 30 V 1.7 mω logic level MOSFET in LFPAK

N-channel TrenchMOS intermediate level FET. AEC Q101 compliant Compatible with logic and standard level gate drives

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD

PINNING - SOD113 PIN CONFIGURATION SYMBOL. case

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD

PSMN1R1-40BS. N-channel 40 V 1.3 mω standard level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

UNISONIC TECHNOLOGIES CO., LTD

PSMN1R5-30YL. N-channel 30 V 1.5 mω logic level MOSFET in LFPAK

UNISONIC TECHNOLOGIES CO., LTD UF5305 Preliminary POWER MOSFET

UNISONIC TECHNOLOGIES CO., LTD

N-Channel Power MOSFET 30V, 78A, 3.8mΩ

T C =25 unless otherwise specified. A I DM Pulsed Drain Current, V [2] Figure 6 P D. 270 mj dv/dt Peak Diode Recovery dv/dt [3] 4.

PSMN YS. N-channel LFPAK 100V 27.5 mω standard level MOSFET

PSMN3R9-60PS. High efficiency due to low switching & conduction losses Robust construction for demanding applications Standard level gate

UNISONIC TECHNOLOGIES CO., LTD 9N50 Preliminary Power MOSFET

Transcription:

FEATURES SYMBOL QUICK REFERENCE DATA Trench technology Very low on-state resistance Fast switching Low thermal resistance V DSS = 5 V I D = 75 A R DS(ON) 4.3 mω (V GS = V) R DS(ON) 5 mω (V GS = 5 V) GENERAL DESCRIPTION SiliconMAX products use the latest Philips Trench technology to achieve the lowest possible on-state resistance in each package at each voltage rating. Applications:- d.c. to d.c. converters switched mode power supplies The PSMN4-5P is supplied in the SOT78 (TOAB) conventional leaded package. The PSMN4-5B is supplied in the SOT4 surface mounting package. PINNING SOT78 (TOAB) SOT4 (D PAK) PIN gate drain DESCRIPTION g tab d s tab 3 source tab drain 3 3 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 34) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V DSS Drain-source voltage T j = 5 C to 75 C - 5 V V DGR Drain-gate voltage T j = 5 C to 75 C; R GS = kω - 5 V V GS Continuous gate-source - ± 5 V voltage V GSM Peak pulsed gate-source T j C - ± V voltage I D Continuous drain current T mb = 5 C; V GS = 5 V - 75 A T mb = C; V GS = 5 V - 75 A I DM Pulsed drain current T mb = 5 C - A P D Total power dissipation T mb = 5 C - W T j, T stg Operating junction and - 55 75 C storage temperature It is not possible to make connection to pin: of the SOT4 package maximum continuous current limited by package October 999 Rev.

THERMAL RESISTANCES SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT R th j-mb Thermal resistance junction - -.65 K/W to mounting base R th j-a Thermal resistance junction SOT78 package, vertical in still air - - K/W to ambient SOT4 package, pcb mounted, minimum - - K/W footprint AVALANCHE ENERGY LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 34) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT E AS Non-repetitive avalanche Unclamped inductive load, I AS = 75 A; - mj energy t p = µs; T j prior to avalanche = 5 C; V DD 5 V; R GS = Ω; V GS = 5 V I AS Non-repetitive avalanche - 75 A current ELECTRICAL CHARACTERISTICS T j = 5 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT V (BR)DSS Drain-source breakdown V GS = V; I D =.5 ma; 5 - - V voltage T j = -55 C - - V V GS(TO) Gate threshold voltage V DS = V GS ; I D = ma.5 V T j = 75 C.5 - - V T j = -55 C - -.3 V R DS(ON) Drain-source on-state V GS = V; I D = 5 A - 3.5 4.3 mω resistance V GS = 5 V; I D = 5 A - 4 5 mω V GS = 4.5 V; I D = 5 A - - 5.4 mω V GS = 5 V; I D = 5 A; T j = 75 C - - 9.5 mω I GSS Gate-source leakage current V GS = ± V; V DS = V; -. na I DSS Zero gate voltage drain V DS = 5 V; V GS = V; -.5 µa current T j = 75 C - - µa Q g(tot) Total gate charge I D = 75 A; V DD = 5 V; V GS = 5 V - 97 - nc Q gs Gate-source charge - - nc Q gd Gate-drain (Miller) charge - 39 - nc t d on Turn-on delay time V DD = 5 V; R D =. Ω - 45 - ns t r Turn-on rise time V GS = 5 V; R G = 5.6 Ω - - ns t d off Turn-off delay time Resistive load - 435 - ns t f Turn-off fall time - - ns L d Internal drain inductance Measured tab to centre of die - 3.5 - nh L d Internal drain inductance Measured from drain lead to centre of die - 4.5 - nh (SOT78 package only) L s Internal source inductance Measured from source lead to source - 7.5 - nh bond pad C iss Input capacitance V GS = V; V DS = V; f = MHz - - pf C oss Output capacitance - - pf C rss Feedback capacitance - - pf October 999 Rev.

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS T j = 5 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I S Continuous source current - - 75 A (body diode) I SM Pulsed source current (body - - A diode) V SD Diode forward voltage I F = 5 A; V GS = V -.85. V I F = 75 A; V GS = V -. - t rr Reverse recovery time I F = A; -di F /dt = A/µs; - - ns Q rr Reverse recovery charge V GS = V; V R = 5 V - - µc October 999 3 Rev.

Normalised Power Derating, PD (%) 5 75 5 75 Mounting Base temperature, Tmb (C) Fig.. Normalised power dissipation. PD% = P D /P D 5 C = f(t mb ).. Transient thermal impedance, Zth j-mb (K/W) D =.5...5. single pulse T. E-6 E-5 E-4 E-3 E- E- E+ Pulse width, tp (s) P D Fig.4. Transient thermal impedance. Z th j-mb = f(t); parameter D = t p /T tp D = tp/t Normalised Current Derating, ID (%) 5 75 5 75 Mounting Base temperature, Tmb (C) Fig.. Normalised continuous drain current. ID% = I D /I D 5 C = f(t mb ) Drain Current, ID (A) V 5 V 4.5 V.8 V Tj = 5 C VGS =.6 V.4 V. V.8 V..4.6.8..4.6.8 Drain-Source Voltage, VDS (V) Fig.5. Typical output characteristics, T j = 5 C. I D = f(v DS ) V Peak Pulsed Drain Current, IDM (A) RDS(on) = VDS/ ID tp = us us Drain-Source On Resistance, RDS(on) (Ohms)..8 V. V.4 V.6 V.6.4 ms. D.C. ms ms Drain-Source Voltage, VDS (V) Fig.3. Safe operating area. T mb = 5 C I D & I DM = f(v DS ); I DM single pulse; parameter t p..8.6.4. Tj = 5 C VGS = V Drain Current, ID (A) Fig.6. Typical on-state resistance, T j = 5 C. R DS(ON) = f(i D ) 5 V.8 V 4.5 V October 999 4 Rev.

Drain current, ID (A) VDS > ID X RDS(ON) 75 C Tj = 5 C..4.6.8..4.6.8..4.6.8 3 Gate-source voltage, VGS (V) Fig.7. Typical transfer characteristics. I D = f(v GS ) Threshold Voltage, VGS(TO) (V).5.75.5.5.75.5.5 maximum typical minimum - - - Junction Temperature, Tj (C) Fig.. Gate threshold voltage. V GS(TO) = f(t j ); conditions: I D = ma; V DS = V GS Transconductance, gfs (S) VDS > ID X RDS(ON) Tj = 5 C.E- Drain current, ID (A) VDS = 5 V.E- 75 C.E-3.E-4 minimum typical maximum.e-5 Drain current, ID (A) Fig.8. Typical transconductance, T j = 5 C. g fs = f(i D ).E-6.5.5.5 3 Gate-source voltage, VGS (V) Fig.. Sub-threshold drain current. I D = f(v GS) ; conditions: T j = 5 C; V DS = V GS Normalised On-state Resistance.9.8.7.6.5.4.3...9.8.7.6.5.4.3.. - - - Junction temperature, Tj (C) Fig.9. Normalised drain-source on-state resistance. R DS(ON) /R DS(ON)5 C = f(t j ) Capacitances, Ciss, Coss, Crss (pf) Ciss Coss Crss. Drain-Source Voltage, VDS (V) Fig.. Typical capacitances, C iss, C oss, C rss. C = f(v DS ); conditions: V GS = V; f = MHz October 999 5 Rev.

5 4 3 9 8 7 6 5 4 3 Gate-source voltage, VGS (V) ID = 75 A VDD = 5 V Tj = 5 C 5 75 5 75 5 Gate charge, QG (nc) Fig.3. Typical turn-on gate-charge characteristics. V GS = f(q G ) Maximum Avalanche Current, I AS (A) Tj prior to avalanche = C 5 C... Avalanche time, t AV (ms) Fig.5. Maximum permissible non-repetitive avalanche current (I AS ) versus avalanche time (t AV ); unclamped inductive load Source-Drain Diode Current, IF (A) VGS = V 75 C Tj = 5 C...3.4.5.6.7.8.9.. Source-Drain Voltage, VSDS (V) Fig.4. Typical reverse diode current. I F = f(v SDS ); conditions: V GS = V; parameter T j October 999 6 Rev.

MECHANICAL DATA Plastic single-ended package; heatsink mounted; mounting hole; 3-lead TO- SOT78 E P A A q D D L () L Q L b 3 b c e e 5 mm scale DIMENSIONS (mm are the original dimensions) () UNIT A A b b c D D E e L L L P max. 4.5.39.9.3.7 5.8 6.4.3 5. 3. 3.8 mm.54 3. 4..7.7..4 5. 5.9 9.7 3.5.79 3.6 q 3..7 Q.6. Note. Terminals in this zone are not tinned. OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT78 TO- 97-6- Fig.6. SOT78 (TOAB); pin connected to mounting base (Net mass:g) Notes. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.. Refer to mounting instructions for SOT78 (TOAB) package. 3. Epoxy meets UL94 V at /8". October 999 7 Rev.

MECHANICAL DATA Plastic single-ended surface mounted package (Philips version of D -PAK); 3 leads (one lead cropped) SOT4 A E A D mounting base D H D 3 L p b c e e Q.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT mm A 4. 4. D A b c max. D..7.85..64.46.. E e L p H D Q. 9..54.. 5. 4... OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT4 98--4 99-6-5 Fig.7. SOT4 surface mounting package. Centre pin connected to mounting base. Notes. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling.. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC8. 3. Epoxy meets UL94 V at /8". October 999 8 Rev.

MOUNTING INSTRUCTIONS Dimensions in mm.5 9. 7.5. 3.8 5.8 Fig.8. SOT4 : soldering pattern for surface mounting. DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 34). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 999 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. October 999 9 Rev.