SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

Similar documents
SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54F74, SN74F74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN75158 DUAL DIFFERENTIAL LINE DRIVER

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

SN54HC04, SN74HC04 HEX INVERTERS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN QUADRUPLE HALF-H DRIVER

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER


EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN75150 DUAL LINE DRIVER

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

SN75150 DUAL LINE DRIVER

SN74AHC1G04 SINGLE INVERTER GATE

SN75374 QUADRUPLE MOSFET DRIVER

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

ORDERING INFORMATION PACKAGE

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS


SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

ORDERING INFORMATION PACKAGE

SN54LS06, SN74LS06, SN74LS16 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54LS07, SN74LS07, SN74LS17 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function Y = A B or Y = A + B in positive logic.

Transcription:

Package Optio Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description These devices contain four independent 2-input exclusive-or gates. They perform the Boolean functio = A B or = AB + AB in positive logic. A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at the output. The SN4ALS86 and SN4AS86A are characterized for operation over the full military temperature range of C to 12 C. The SN74ALS86 and SN74AS86A are characterized for operation from 0 C to 70 C. FUTION TABLE (each gate) INPUTS OUTPUT A B L L L L H H H L H H H L SN4ALS86, SN4AS86A...J PACKAGE SN74ALS86, SN74AS86A...D OR N PACKAGE (TOP VIEW) 1A 1B 1 2A 2B 2 GND 1 2 4 6 7 14 1 12 11 10 9 8 V CC 4B 4A 4 B A SN4ALS86, SN4AS86A... FK PACKAGE (TOP VIEW) 1 2A 2B 1B 1A 4 2 1 20 19 18 6 7 17 16 1 8 14 9 10 11 12 1 2 GND V CC 4B A No internal connection 4A 4 B logic symbol 1 1A 2 1B 4 2A 2B 9 A 10 B 12 4A 1 4B = 1 6 8 11 1 2 4 This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages. PRODUCTION DATA information is current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1994, Texas Itruments Incorporated POST OFFICE BOX 60 DALLAS, TEXAS 726 1

exclusive-or logic An exclusive-or gate has many applicatio, some of which can be represented better by alternative logic symbols. = 1 EXCLUSIVE-OR These are five equivalent exclusive-or symbols valid for an ALS86 or AS86A gate in positive logic. Negation may be shown at any two ports. LOGIC-IDENTIT ELEMENT EVEN-PARIT ELEMENT ODD-PARIT ELEMENT = 2k 2k + 1 The output is active (low) if all inputs are at the same logic level (i.e., A = B). The output is active (low) if an even number of inputs (i.e., 0 or 2) are active. The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active. 2 POST OFFICE BOX 60 DALLAS, TEXAS 726

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Operating free-air temperature range, T A : SN4ALS86.............................. C to 12 C SN74ALS86.................................. 0 C to 70 C Storage temperature range....................................................... 6 C to 10 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. recommended operating conditio SN4ALS86 SN74ALS86 MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.. 4.. V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.7 0.8 V IOH High-level output current 0.4 0.4 ma IOL Low-level output current 4 8 ma TA Operating free-air temperature 12 0 70 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS SN4ALS86 SN74ALS86 MIN TP MAX MIN TP MAX VIK VCC = 4. V, II = 18 ma 1. 1. V VOH VCC = 4. V to. V, IOH = 0.4 ma VCC 2 VCC 2 V VCC =4V 4. IOL = 4 ma 0.2 0.4 0.2 0.4 IOL = 8 ma 0. 0. II VCC =. V, VI = 7 V 0.1 0.1 ma IIH VCC =. V, VI = 2.7 V 20 20 µa IIL VCC =. V, VI = 0.4 V 0.1 0.1 ma IO VCC =. V, VO = 2.2 V 20 112 0 112 ma ICC VCC =. V, All inputs at 4. V.9.9.9.9 ma All typical values are at VCC = V, TA = 2 C. The output conditio have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure 1) V FROM (INPUT) TO (OUTPUT) VCC = 4. V to. V, CL = 0 pf, RL = 00 Ω, TA = MIN to MAX SN4ALS86 SN74ALS86 MIN MAX MIN MAX 22 17 (other input low) 2 14 2 12 22 17 (other input high) 2 12 2 10 For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio. POST OFFICE BOX 60 DALLAS, TEXAS 726

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Operating free-air temperature range, T A : SN4AS86A.............................. C to 12 C SN74AS86A.................................. 0 C to 70 C Storage temperature range....................................................... 6 C to 10 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. recommended operating conditio SN4AS86A SN74AS86A MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.. 4.. V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.8 0.8 V IOH High-level output current 2 2 ma IOL Low-level output current 20 20 ma TA Operating free-air temperature 12 0 70 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) TEST CONDITIONS SN4AS86A SN74AS86A MIN TP MAX MIN TP MAX VIK VCC = 4. V, II = 18 ma 1.2 1.2 V VOH VCC = 4. V to. V, IOH = 2 ma VCC 2 VCC 2 V VCC = 4. V, IOL = 20 ma 0. 0. 0. 0. V II VCC =. V, VI = 7 V 0.1 0.1 ma IIH VCC =. V, VI = 2.7 V 20 20 µa IIL VCC =. V, VI = 0.4 V 0. 0. ma IO VCC =. V, VO = 2.2 V 0 112 0 112 ma ICCH VCC =. V, VI(A) = 4. V, VI(B) = 0 11 18 11 18 ma ICCL VCC =. V, VI = 4. V 20 8 20 8 ma All typical values are at VCC = V, TA = 2 C. The output conditio have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure 1) FROM (INPUT) TO (OUTPUT) VCC = 4. V to. V, CL = 0 pf, RL = 00 Ω, TA = MIN to MAX SN4AS86A SN74AS86A MIN MAX MIN MAX 2 8. 2 7. (other input low) 2 8 2 6. 1 8 1 6. (other input high) 1 9 1 7 For conditio shown as MIN or MAX, use the appropriate value specified under recommended operating conditio. 4 POST OFFICE BOX 60 DALLAS, TEXAS 726

MEASUREMENT INFORMATION SERIES 4ALS/74ALS AND 4AS/74AS DEVICES VCC 7 V RL = R1 = R2 S1 RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R1 R2 Test Point LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR -STATE OUTPUTS Timing Input 1. V. V 0. V High-Level Pulse 1. V 1. V. V 0. V Data Input tsu 1. V th 1. V. V 0. V Low-Level Pulse tw 1. V 1. V. V 0. V TAGE WAVEFORMS SETUP AND HOLD TIMES TAGE WAVEFORMS PULSE DURATIONS Output Control (low-level enabling) Waveform 1 S1 Closed (see Note B) tpzl 1. V 1. V tphz 1. V tplz. V 0. V. V 0. V tpzh Waveform 2 VOH S1 Open 1. V 0. V (see Note B) 0 V TAGE WAVEFORMS ENABLE AND DISABLE TIMES, -STATE OUTPUTS Input In-Phase Output Out-of-Phase Output (see Note C) 1. V 1. V 1. V. V 0. V VOH 1. V VOH 1. V 1. V TAGE WAVEFORMS PROPAGATION DELA TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditio such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high except when disabled by the output control. C. When measuring propagation delay items of -state outputs, switch S1 is open. D. All input pulses have the following characteristics: PRR 1 MHz, tr = tf = 2, duty cycle = 0%. E. The outputs are measured one at a time with one traition per measurement. Figure 1. Load Circuits and Voltage Waveforms POST OFFICE BOX 60 DALLAS, TEXAS 726

IMPORTANT NOTICE Texas Itruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditio of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MA INVE POTENTIAL RISKS OF DEATH, PERSONAL INJUR, OR SEVERE PROPERT OR ENVIRONMENTAL DAMAGE ( CRITICAL APPLICATIONS ). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SSTEMS OR OTHER CRITICAL APPLICATIONS. ILUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULL AT THE CUSTOMER S RISK. In order to minimize risks associated with the customer s applicatio, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applicatio assistance or customer product design. TI does not warrant or represent that any licee, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI s publication of information regarding any third party s products or services does not cotitute TI s approval, warranty or endorsement thereof. Copyright 1998, Texas Itruments Incorporated