A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

Similar documents
CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

High Gain CMOS UWB LNA Employing Thermal Noise Cancellation

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

A low noise amplifier with improved linearity and high gain

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

Int. J. Electron. Commun. (AEU)

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

International Journal of Pure and Applied Mathematics

Design technique of broadband CMOS LNA for DC 11 GHz SDR

CMOS LNA Design for Ultra Wide Band - Review

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

High Gain Low Noise Amplifier Design Using Active Feedback

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

Microelectronics Journal

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Volume 3, Number 1, 2017 Pages Jordan Journal of Electrical Engineering ISSN (Print): , ISSN (Online):

High-Linearity CMOS. RF Front-End Circuits

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper

Systematic Approach for Designing Ultra Wide Band Power Amplifier

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

A 2 GHz 20 dbm IIP3 Low-Power CMOS LNA with Modified DS Linearization Technique

Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications

A 3 8 GHz Broadband Low Power Mixer

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

Linearity Enhancement of Folded Cascode LNA for Narrow Band Receiver

Design of a Broadband HEMT Mixer for UWB Applications

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

Broadband CMOS LNA Design and Performance Evaluation

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

Capacitive-Division Traveling-Wave Amplifier with 340 GHz Gain-Bandwidth Product

Research Article Ultra-Low-Voltage CMOS-Based Current Bleeding Mixer with High LO-RF Isolation

ULTRA-WIDEBAND (UWB) radio has become a popular

2.Circuits Design 2.1 Proposed balun LNA topology

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

Design A Distributed Amplifier System Using -Filtering Structure

Low-Noise Amplifiers

Research Article CMOS Ultra-Wideband Low Noise Amplifier Design

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Document Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application

Design and power optimization of CMOS RF blocks operating in the moderate inversion region

Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Post-Linearization of Differential CMOS Low Noise Amplifier Using Cross-Coupled FETs

Design and Performance Analysis of 1.8 GHz Low Noise Amplifier for Wireless Receiver Application

A new class AB folded-cascode operational amplifier

A 2.4GHz Cascode CMOS Low Noise Amplifier

Design of a Wideband LNA for Human Body Communication

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA)

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

Design of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan

WITH THE exploding growth of the wireless communication

CHAPTER 2 THE DESIGN OF ACTIVE POLYPHASE FILTER

Int. J. Electron. Commun. (AEÜ)

A High-Gain, Low-Noise GHz Ultra-Wideband LNA in a 0.18μm CMOS

A 2-12 GHz Low Noise Amplifier Design for Ultra Wide Band Applications

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO

High-efficiency class E/F 3 power amplifiers with extended maximum operating frequency

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Narrowband CMOS RF Low-Noise Amplifiers

High Efficiency Classes of RF Amplifiers

Research Article A Parallel-Strip Balun for Wideband Frequency Doubler

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW

An Ultrawideband CMOS Low-Noise Amplifier with Dual-Loop Negative Feedback

Design of Wideband Low Noise Amplifier using Negative Feedback Topology for Motorola Application

Quiz2: Mixer and VCO Design

433MHz front-end with the SA601 or SA620

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

Analysis of Low Noise Amplifier

Gallium Nitride MMIC Power Amplifier

2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER /$ IEEE

Design of CMOS LNA for Radio Receiver using the Cadence Simulation Tool

A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR WIRELESS SYSTEMS

A 5.2GHz RF Front-End

Transcription:

Circuits and Systems, 03, 4, 33-37 http://dx.doi.org/0.436/cs.03.43044 Published Online July 03 (http://www.scirp.org/journal/cs) A 3. - 0.6 GHz UWB LNA Employing Modified Derivative Superposition Method Amir Homaee Staff in Iranian Offshore Oil Company (IOOC), Tehran, Iran Email: amirhomaee@gmail.com Received October 9, 0; revised January 7, 03; accepted January 5, 03 Copyright 03 Amir Homaee. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited. ABSTRACT Low noise amplifier (LNA) performs as the initial amplification block in the receive path in a radio frequency (R) receiver. In this work an ultra-wideband 3. - 0.6-GHz LNA is discussed. By using the proposed circuits for R LNA and design methodology, the noise from the device is decreased across the ultra wide band (UWB) band. The measured noise figure is.66-3 db over 3. - 0.6-GHz, while the power gain is 4 ± 0.8 db. It consumes 3.7 mw from a.8 V supply. The input and output return losses (S & S) are less than db over the UWB band. By using the modified derivative superposition method, the third-order intercept point IIP3 is improved noticeably. The complete circuit is based on the 0.8 μm standard R technology and simulated with Hspice simulator. Keywords: Broadband; Low-Noise Amplifier (LNA); Noise igure; Ultra-Wideband (UWB); Modified Derivative Superposition Method. Introduction Development of the high-speed wireless communication systems puts increasing request on integrated low-cost R devices with multi-ghz bandwidth operating at the lowest power consumption and supply voltage. Ultra wide band (IEEE 80.5.3a) appears as a new technology capable for high data transfer rates (up to Gb/s) within short distances (0 m) at low power. This technology uses for some application such as wireless personal area networks (WPANs), providing an environment for transmission of audio, video, and other high-bandwidth data []. The amplifier that is used for this application must meet several requirements. or example to interface with the preselect filter and antenna, the amplifier input impedance should be close to 50 over the desired UWB band. However sufficient gain with wide band width to overtop the noise of a mixer, low noise figure to improve receiver sensitivity, low power consumption to increase battery life, small die area to reduce the cost, unconditional stability and good linearity are important parameters. There is a close trade-off between them. There are some proposed solutions and circuits for each parameter [-8]. However, some parameters would be ruined by improving the others [4]. In this research a new circuit has achieved via modifying these methods [,9]. The main parameter in this research is noise figure which has noticeably improved in comparison with the other references. It is.66-3 db over 3. - 0.6-GHz band width.. Input Stage Common-gate and Cascode configurations are two kinds of methods usually used to design the input stage of LNA in circuits, while the Common-Gate and Cascode structure provides a wide-band and narrow-band input matching respectively. However Common-gate stage has an intrinsically high noise figure versus Cascode stage and the noise-canceling techniques must be used. In the narrow band application, a shunt inductor is added in the input stage to resonate with C gs to enhance impedance matching at the desired frequency. However in most narrow band applications, cascode LNA with inductive degeneration is preferable but for isolating from the input to the output and omitting of the C gd path, the Common-Gate LNA performs better reverse isolation and stability versus Common-Source LNA. Numerical value for the lower bound is about. db for long-channel devices and 4.8 db for short channel devices. 3. Circuit Design and Analysis The proposed wide-band LNA is shown in igure.

34 A. HOMAEE Table. Design values of the proposed LNA. L in 4 nh (W/L)3 4/0.8 L 0 0.6 nh (W/L)4 37.5/0.8 L 4.5 nh (W/L)5 55/0.8 L R.5 nh (W/L)6 90/0.8 L R3. nh C in, C 3, C 4 P L.76 nh C out 7P L 0.7 nh C, C P L 3 nh R 30 Ω (W/L) 5/0.8 R 35 Ω (W/L) 4.3/0.8 R 3 80 Ω igure. Proposed broadband noise-canceling LNA. It consists of an input stage and a cascode second stage. An off-chip bias-t provides the gate bias of M 3 and the DC current path of M. The series inductors L and L 3 further resonate with the input gate-source capacitance of M 4 and M 6 respectively, resulting in a larger bandwidth and some residual peaking on the frequency response [0]. The parasitic capacitances of M and M 3 make an LC ladder structure with inductor L 0. The DC load resistors R and R are combined with shunt peaking inductors L and L R respectively to extend circuit bandwidth effectively []. The series peaking inductor L R also resonate with the total parasitic capacitances C d and C d3 at the drain of M and M 3. Since the load resistor, R 3, is added to reduce the Q factor of L R3 for flat gain and can be directly substitute for a switching quad to form a single-balanced mixer then the output 50 ohm matching is not demanded in an integrated receiver. The minimum channel length of 0.8 μm is considered for all the transistors in the proposed circuit to minimize parasitic capacitances and improve frequency performance. The Cascode stage extends bandwidth, provides better isolation and increases frequency gain. In fact the input stage and the Cascode stage support low-frequency power gain and high-frequency power gain, respectively. The combination of both frequency responses lead to a broadband power gain. Table shows the design values of the proposed LNA. 4. Input Common-Gate Stage and Noise Issues In igure the simulated N and S parameter is compared to the case with M is turned O. There is a close tradeoff between N and S. When M is turned on, the N is increased by at least 0.6 db and S parameter is decreased db with the same power dissipation and a similar bandwidth, but on the contrary an acceptable input matching will be achieved. Although the igure. Simulated noise figure and input isolation with M 3 turned ON and O. transistor M provides a wide-extra band matching, it has an intrinsically high noise figure. In order to investigate the noise performance, the MOS transistor noise model with the channel thermal noise is used. As shown in igure 3, neglecting gate and flicker noises and assuming a perfect match in this analysis, the PSD of the channel thermal noise i nd, is given as () ind, 4KT gdof 4KT gmf () where k is the Boltzmann constant, T is the absolute temperature in Kelvin, is the MOS transistor s coefficient of channel thermal noise, α is defined as the ratio of the transconductance g m and the zero-bias drain conductance g ds and f is the bandwidth over which the noise figure is measured respectively. If the condition () is established the noise of the M is omitted [].

A. HOMAEE 35 gm gm 3 () The following equations describe the noise figure by R, M and M 3 that they contribute to the overall noise figure. M 4KTR g m g R KTgm m 3 4KT gm KTR g g Z r g M3 s m3 m LR o m 4KT g KTR g g Z R 3 3 L r R o gm s m m 4 g R R g m3 s s m m g R m Thus, the total noise figure can be approximated as (6) total R s 4 R gm R gm R 3 sgm 5. Simulation Result The circuit was simulated with 0.8 μm TSMC library Hspice simulator. All simulations are done considering 50 Ω input and output terminals. In igure 4 S parameter are simulated. S and S are approximately less than db. The average gain power is approximately 4 db with 0.8 db ripple over the frequency range and the reverse isolation is less than 33 db. The measured noise figure is.66-3 db over 3. - 0.6-GHz. 6. Modified Derivative Superposition Method for Linearizing In this section by using the modified derivative superposition method [9], the linearity of LNA will be improved, igure 3. Principle of the noise schematic. (3) (4) (5) (6) igure 4. Simulated S parameter. and IIP3 will be increased over the UWB band. The small-signal output current of a common-source biased in saturation region can be expressed as 3 3 i v g v g v g v (7) d gs gs gs gs where g is the small-signal transconductance and the higher order coefficients (g, g 3, etc.) explain the strengths of the corresponding nonlinearities [9]. Among these coefficients, g 3 is the most important parameter because the third-order inter modulation distortion (IMD3) depends it and thus determines IIP3. The coefficients of (7) can be derived as (8) I I I g g g 3 D D D,, 3 VGS VGS 6 VGS when vgs crosses from the weak and moderate inversion regions to the strong inversion (SI) region, g 3 changes from positive to negative []. If a positive g 3 with a specific g 3 (VGS) curvature of one MOSET is aligned with a negative g 3 with a similar, but mirror-image curvature of another MOSET by offsetting their gate biases, and the g 3 magnitudes are equalized through a relative MOSET scaling, the theoretical AIP3 will be efficiently improved in a wide range of the gate biases and the resulting composite g 3 will be close to zero [9]. As shown in igure 5 at the optimum gate biases, when two ET are paralleled and one of them operates in the weak inversion (WI) region near the peak in its positive g 3 and another works in the SI region near the dip in its negative g 3, the achieved AIP3 will be improved. igure 6 presents the effect of modified derivative superposition method on the similar circuit [9]. By using this method IIP3 increases notably across the UWB band. igure 7 shows the effect of using modified DS method on the IIP3 versus frequency respectively. If the M 6 is omitted the IIP3 change as igure 7 but other parameters do not change considerably. (8)

36 A. HOMAEE The results of this work are shown in Table and are compared with recently published LNAs. igure 5. Modified derivative superposition method for linearizing. 7. Conclusion This paper presents a new design of an UWB LNA structure based on a standard R technology. Satisfactory input matching and noise performance are obtained after regarding the tradeoff between the input impedance of the common-gate stage and its noise performance. The measured noise figure is.66-3 db over 3. - 0.6-GHz that is noticeable in comparison with the other references. A flat gain is worth mentioning in all LNA design and the simulated power gain is 4 ± 0.8 db. igure 6. Third-order power series coefficients. igure 7. Measured IIP3 versus frequency. Table. Performance summery. Ref. Technology S S S S BW3-dB N Power IIP3 (db) (db) (db) (db) (GHz) (db) (mw) (dbm) This work 0.8 μm <.5 < 0.5 < 33 3. - 4.8 3. - 0.6 <3 3.7 3. - 8.6 [] 0.8 μm < < < 3 9.7. -.9 <5.4 0 6. [] 0.8 μm <-9.4 < 8 < 40 0.9-3.9 3. - 0.6 <4.7 4.4 8.5 [3] 0.8 μm < 5.7 < 3.7-7.6-0.8 3. - 0.6 3.9 ~ 5.8 6. 5 [4] 0.8 μm < 9 < 3-5.9-7.5 3. - 0.6 3. - 5.7 33. - [5] 0.3 μm < - - 3.5.6-0.7.7-4. 3.5 +5

A. HOMAEE 37 8. Acknowledgements It consumes 3.7 mw from a.8 V supply. By employing the modified derivative superposition method, the third-order intercept point, IIP3, is improved signifi- cantly. The auth or would like to thank for support from research and development section of National Iranian Oil Com- Oil Company pany (NIOC) and Iranian Offshore (IOOC). REERENCES [] C.-. Liao and S.-I. Liu, A Broadband Noise-Canceling LNA for 3. - 0.6-GHz UWB Receivers, IEEE Journal of Solid-State Circuits, Vol. 4, No., 007, pp. 39-339. doi:0.09/jssc.006.889356 [] K.-C. He, M.-T. Li, C.-M. Li and J.-H. Tarng, Parallel-RC eedback Low-Noise Amplifier for UWB Applications, IEEE Transactions on Circuit and System-II: Express Briefs, Vol. 57, No. 8, 00, pp. 58-586. [3] Z.-Y. Huang, C.-C. Huang, C.-C. Chen, C.-C. Hung and C.-M. Chen, An Inductor-Coupling Resonated Low Noise Amplifier for 3. - 0.6 GHz Ultra-Wideband System, IEEE International Symposium on Circuits and Systems, Taipei, 4-7 May 009, pp. -4. [4] Y. Lu, K.-S. Yeo, A. Cabuk, J. Ma, M.-A. Do and Z. Lu, A Novel Low-Noise Amplifier Design for 3.-to 0.6-GHz Ultra-Wide-Band Wireless Receivers, IEEE Transactions on Circuit and System-I, Vol. 53, No. 8, 006, pp. 683-69. doi:0.09/ti.006.879059 [5] A. Mirvakili, M. Yavari and. Raissi, A Linear Cur- rent-reuseed LNA for - 0.6 GHz UWB Receivers, IEICE Electronics Express, Vol. 5, No., 008, pp. 908-94. doi:0.5 87/elex.5.908 [6] A. Mirvakili and M. Yavari, A Noise-Canceling LNA Design for the Upper Band of UWB DS-CDMA Receivers, IEEE International Symposium on Circuits and Systems, Taipei, 4-7 May 009, pp. 7-0. [7] C.-P. Liang, C.-W. Huang, Y.-K. Lin and S.-J. Chung, 3-0 GHz Ultra-Wideband Low-Noise Amplifier with New Matching Technique, Electronic Letters, Vol. 46, No. 6, 00, pp. 0-03. doi:0.049/el.00. 79 [8] H. Wang, L. Zhang and Z. Yu, A Wideband Inductorless LNA with Local eedback and Noise Cancelling for Low-Power Low-Voltage Applications, IEEE Transactions on Circuit and System-I: Regular Papers, Vol. 57, No. 8, 00, pp. 993-005. [9] V. Aparin and L.-E. Larson, Modified Derivative Superposition Method for Linearizing ET Low-Noise Amplifiers, IEEE Transactions on Microwave Theory and Techniques, Vol. 53, No., 005, pp. 57-58. doi:0.09/tmtt.004.840635 [0] T.-H. Lee, The Design of Radio-requency Integrated Circuits, Cambridge University Press, New York, 998. [] S.-S. Mohan, M.-D.-M. Hershenson, S.-P. Boyd and T.-H. Lee, Bandwidth Extension in with Optimized On-Chip Inductors, IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, 000, pp. 346-355. doi:0.09/4.8686 [] C. Xin and E.-S. Sinencio, A Linearization Technique for R Lownoise Amplifier, Proceedings of the 004 International Symposium on Circuits and Systems, Vancouver, 3-6 May 004, p. IV-33-6.