Defect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose

Similar documents
Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy

New Generation Reliability Model

Analyzing Combined Impacts of Parameter Variations and BTI in Nano-scale Logical Gates

WHITE PAPER CIRCUIT LEVEL AGING SIMULATIONS PREDICT THE LONG-TERM BEHAVIOR OF ICS

arxiv: v1 [physics.ins-det] 21 Jul 2015

DesignofaRad-HardLibraryof DigitalCellsforSpaceApplications

Introducing Pulsing into Reliability Tests for Advanced CMOS Technologies

DATE 2016 Early Reliability Modeling for Aging and Variability in Silicon System (ERMAVSS Workshop)

Modeling and Simulation Tools for Aging Effects in Scaled CMOS Design. Ketul Sutaria

Impact of Interconnect Length on. Degradation

A Novel Multiplier Design using Adaptive Hold Logic to Mitigate BTI Effect

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Fast Characterization of PBTI and NBTI Induced Frequency Shifts under a Realistic Recovery Bias Using a Ring Oscillator Based Circuit

Bridging the Gap between Dreams and Nano-Scale Reality

Session 10: Solid State Physics MOSFET

Effect of Aging on Power Integrity of Digital Integrated Circuits

FUNDAMENTALS OF MODERN VLSI DEVICES

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

EVALUATION OF RADIATION HARDNESS DESIGN TECHNIQUES TO IMPROVE RADIATION TOLERANCE FOR CMOS IMAGE SENSORS DEDICATED TO SPACE APPLICATIONS

Lecture #29. Moore s Law

Reliability of deep submicron MOSFETs

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

A Methodology for Measuring Transistor Ageing Effects Towards Accurate Reliability Simulation

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

Semiconductor TCAD Tools

Different impact of HCS and BTI on the variability of MOSFET parameters Date

NOTICE ASSOCIATE COUNSEL (PATENTS) CODE NAVAL RESEARCH LABORATORY WASHINGTON DC 20375

Session 3: Solid State Devices. Silicon on Insulator

Negative Bias Temperature Instability Caused by Plasma Induced Damage in 65 nm Bulk and Silicon On Thin BOX (SOTB) Processes

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits

Impact of Interconnect Length on BTI and HCI Induced Frequency Degradation

II. PROPOSED ADAPTIVE BODY BIAS CIRCUIT

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

SEVERAL III-V materials, due to their high electron

Analog Circuit Reliability in Sub-32 Nanometer CMOS: Analysis and Mitigation

An On-Chip NBTI Sensor for Measuring PMOS Threshold Voltage Degradation

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes

A radiation-hardened optical receiver chip

NBTI and Process Variation Circuit Design Using Adaptive Body Biasing

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Silicon on Insulator (SOI) Spring 2018 EE 532 Tao Chen

Southern Methodist University Dallas, TX, Department of Physics. Southern Methodist University Dallas, TX, 75275

Low-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Semiconductor Physics and Devices

Process-sensitive Monitor Circuits for Estimation of Die-to-Die Process Variability

PAPER SOLUTION_DECEMBER_2014_VLSI_DESIGN_ETRX_SEM_VII Prepared by Girish Gidaye

Education on CMOS RF Circuit Reliability

DIGITAL VLSI LAB ASSIGNMENT 1

45nm Bulk CMOS Within-Die Variations. Courtesy of C. Spanos (UC Berkeley) Lecture 11. Process-induced Variability I: Random

TID Effect in SOI Technology

a leap ahead in analog

Intel s High-k/Metal Gate Announcement. November 4th, 2003

INTRODUCTION: Basic operating principle of a MOSFET:

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Eigen # Hole s Wavefunctions, E-k and Equi-Energy Contours from a P-FinFET. Lecture 5

EE70 - Intro. Electronics

An HCI-Healing 60GHz CMOS Transceiver

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Cross-Layer Approaches for Resilient System Design

Characterization of Variable Gate Oxide Thickness MOSFET with Non-Uniform Oxide Thicknesses for Sub-Threshold Leakage Current Reduction

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

CMOS Scaling and Variability

SILICON ODOMETERS:COMPACT IN SITU AGING SENSORS FOR ROBUST SYSTEM DESIGN

Lecture Integrated circuits era

Acknowledgments: This work was supported by Air Force HiREV program and the DTRA Basic Research Program.

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 45, NO. 4, APRIL

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

RANDOM telegraph noise (RTN) has become an increasing

Lecture 4. MOS transistor theory

arxiv: v2 [physics.ins-det] 14 Jul 2015

BTI Impact on SRAM Sense Amplifier

Design of Signed Multiplier Using T-Flip Flop

On-Chip Silicon Odometers and their Potential Use in Medical Electronics

Tunneling Field Effect Transistors for Low Power ULSI

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

High Reliability Power MOSFETs for Space Applications

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress a modeling approach

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Transistor Network Restructuring Against NBTI Degradation. P. F. Butzen a, V. Dal Bem a, A. I. Reis b, R. P. Ribas b.

RTN Induced Frequency Shift Measurements Using a Ring Oscillator Based Circuit

Implementation of a High Speed and Power Efficient Reliable Multiplier Using Adaptive Hold Technique

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Lecture Notes 5 CMOS Image Sensor Device and Fabrication

X-ray Radiation Hardness of Fully-Depleted SOI MOSFETs and Its Improvement

Performance advancement of High-K dielectric MOSFET

Topic 3. CMOS Fabrication Process

8. Characteristics of Field Effect Transistor (MOSFET)

Gate-Length and Drain-Bias Dependence of Band-To-Band Tunneling (BTB) Induced Drain Leakage in Irradiated Fully Depleted SOI Devices

Gate Dielectric Impact for the 65nm Digital and Mixed Signal Platform Applications

PROCESS and environment parameter variations in scaled

EECS130 Integrated Circuit Devices

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Transcription:

Defect-Oriented Degradations in Recent VLSIs: Random Telegraph Noise, Bias Temperature Instability and Total Ionizing Dose Kazutoshi Kobayashi Kyoto Institute of Technology Kyoto, Japan kazutoshi.kobayashi@kit.ac.jp

Agenda Introduction RTN: Random Telegraph Noise BTI: Bias Temperature Instability TID: Total Ionizing Dose Summary 2

Dependability & Serviceability Our daily-life highly depends on embedded systems Transportation Big problems when failures happen Banking Dec. 2007 Trouble on a train system 2 million affected Jan 2013 Trouble on 787 airplane 50 planes stopped 3

Reliability Issues in VLSIs Error Probability Bathtab Curve Infant Mortality failure Wear out failure Temporal failure Wear Out (BTI) 電子 Infant Mortality Time particles Temporal (SEE) Thermal neutron High-energy neutron Alpha particle LER Wires or Gates voids Nuclear Reaction 4

Three Topics Related to Defects Bias-induced Temporal Fluctuation RTN Random Telegraph (Signal) Noise Stress-induced Aging Degradation BTI Bias Temperature Instability Radiation-induced Aging Degradation TID Total Ionizing Dose 5

CMOS Technology Scaling Gate Dielectrics before 180nm HCI SiO 2 90 ~ 65nm HCI NBTI SiON 40nm HCI NBTI PBTI High-k 32 ~ 14nm HCI NBTI PBTI RTN High-k CMOS Technology Scaling HCI: Hot Carrier Injection NBTI: Negative BTI on PMOS PBTI: Positive BTI on NMOS RTN: Random Telegraph Noise Aggressive scaling worsens reliability 7

Traps (Defects) in Gate Oxide Poly Si Oxide Trap/ E Center Interface Trap/ Pb Center SiO 2 Si Silicon Hydrogen Oxygen Hole 8

Agenda Introduction RTN: Random Telegraph Noise BTI: Bias Temperature Instability TID: Total Ionizing Dose Summary 9

Random Telegraph Noise Charged carriers are captured (trapped) or emitted (detrapped) in oxide traps. Vth (transistor current) fluctuates temporarily. e : time to emission, c : time to capture Serious in CCD (Charge Coupled Device) 10

V gs = 0.4 V RTN-induced Drain Current Fluctuation c 0.7 V e 0.5 V 0.8 V 0.6 V 1.2 V Time constant ( c, e ) of RTN strongly depends on gate bias. 11

Process Variations vs RTN in Scaled Devices Cumulative Distribution Function RTN Long-tail WID Small MOSFET Large MOSFET Normal distribution for PV Long-tail distribution for RTN Drain Current Fluctuation (linear) Large MOSFET: WID variation dominates Small MOSFET: RTN can dominate at some realistic value 12

Agenda Introduction RTN: Random Telegraph Noise BTI: Bias Temperature Instability TID: Total Ionizing Dose Summary 13

NBTI on PMOS and PBTI on NMOS Aging degradation by continuous stress PMOS NBTI Negative Bias NMOS PBTI Positive Bias VSS Stress VDD Stress VDD VDD VSS VSS After 65nm process SiON gate dielectric After 40nm process Hi-k gate dielectric 14

BTI (Bias Temperature Instability) Vth (Threshold Voltage) Recoverable Component Permanent Component 15

Two Models of BTI Gate Gate Drain Source Drain Source Interface Trap Oxide Trap Reaction Diffusion Model [Alam, IEDM03] Carriers are trapped by dangling bond (interface trap) Atomistic Trap-based Model [Kaczer, IRPS10] Carriers are trapped /detrapped in oxide trap (same as RTN) RTN: Carriers repeats capture and emission BTI: Captured carriers are never emitted 16

BTI Degradation Models Reaction Diffusion Model n=1/4: atomic H diffusion n=1/6: H 2 diffusion Atomistic Trap-based Model 17

Measurement Results ENB A B A B A B A B A B NBTI OUT 11stage Ring Oscillator Osc.(24 s) NBTI stress Osc. NOR w/o NBTI gs=0 NOR w/ NBTI gs<0 VDD 2.0V, Temperature 80 Stress measurement by Ring Oscillator (RO) Frequency degradation follows log(t)? [R. Kishida et.al. IRPS 2015] 18

Fitting by Two Models Average Error 0.53% 0.02% Short-time measurement data matches both models 19

Long-term Prediction t n fitting seems to be too pessimistic? After 10 8 seconds (3 years), log fitting has a few % degradation, while t n fitting has 20% degradation. 20

RTN and BTI [IEDM14, 34-6] Large device: smooth degradation by many traps. Small device: discrete degradation by several traps. BTI is caused by oxide traps, not by interface traps 21

RD Model or Trap-based Model Hot discussions in IRPS over decades Recently, Trap-based model has more supporters How H is diffused back to interface trap on recovery? In RD model recovery depends on stress/relaxation time only Measurement data on recovery. Dots are measurement data. Lines are predicted by RD model.[grasser, Trans. ED 2011] Recovery on RD model 22

Agenda Introduction RTN: Random Telegraph Noise BTI: Bias Temperature Instability TID: Total Ionizing Dose Summary 23

Radiation Effects in Outer Space [RADECS 2015 Short Course] 24

TID (Total Ionizing Dose) Performance degradation on MOS transistors by protons and electrons Thicker field oxide is damaged more than thin gate oxide Leakage path between drain and source by charge in field oxide (NMOS only) Vth shift like BTI (PMOS dominant) [Ratti, Ionizing Radiation Effects in Electronic Devices and Circuits] 25

BTI and TID Both degradations are caused by traps in oxide or interface Thicker field oxide is dominant in TID, while thin gate oxide is dominant in BTI No bias in field oxide (No BTI) Thicker oxide is damaged more than thinner oxide by TID No confirmed theory is established Interface traps vs Oxide traps How hydrogen is related to degradation Still in debates Oxide Trap Interface Trap 26

Summary Reliability issues are hot topics in highly-scaled CMOS circuits Introduce RTN and BTI in terms of defects (traps) Oxide traps and interface traps RTN is temporal fluctuation of Tr. performance BTI is permanent (continuous) degradation of Tr. performance. When stress is released, relaxation (recover) starts TID is also related to defects TID is dominant in thicker field oxide BTI is dominant in thinner gate oxide Still in debates about the correct theory 27

Acknowledgement Our lab. members of long-term degradation group Dr. Yabuuchi, Mr. Kishida, Ms. Oshima Prof. Takashi Matsumoto of Univ. of Tokyo VDEC, RCNP, Renesas Electronics, Synopsys, Cadence & Mentor Graphics for measurement, chip fabrication & EDA tools 28