Software solutions to mitigate the EM emission of power modules

Similar documents
M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?

Introduction to Soft Switching

Investigation and Simulation Model Results of High Density Wireless Power Harvesting and Transfer Method

Communication Systems. Department of Electronics and Electrical Engineering

An Open-Loop Class-D Audio Amplifier with Increased Low-Distortion Output Power and PVT-Insensitive EMI Reduction

LECTURE 1 CMOS PHASE LOCKED LOOPS

Solution of ECE 342 Test 2 S12

Chapter 1: Introduction

Lecture 5: DC-DC Conversion

EE201 Circuit Theory I Fall

Synchronization of single-channel stepper motor drivers reduces noise and interference

Control and Protection Strategies for Matrix Converters. Control and Protection Strategies for Matrix Converters

A New Voltage Sag and Swell Compensator Switched by Hysteresis Voltage Control Method

Bootstrap Gate Driver and Output Filter of An SC-based Multilevel Inverter for Aircraft APU

EE 40 Final Project Basic Circuit

FROM ANALOG TO DIGITAL

ISSCC 2007 / SESSION 29 / ANALOG AND POWER MANAGEMENT TECHNIQUES / 29.8

An Improved Zero-Voltage-Transition Technique in a Single-Phase Active Power Factor Correction Circuit

Chapter 2 Introduction: From Phase-Locked Loop to Costas Loop

Phase-Shifting Control of Double Pulse in Harmonic Elimination Wei Peng1, a*, Junhong Zhang1, Jianxin gao1, b, Guangyi Li1, c

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.

HF Transformer Based Grid-Connected Inverter Topology for Photovoltaic Systems

Impact of Variable Speed Drives on Electrical Systems

Application Note 5324

Analog/Digital Communications Primer

L A-B-C dei Segnali Spread-Spectrum

f t 2cos 2 Modulator Figure 21: DSB-SC modulation.

4.5 Biasing in BJT Amplifier Circuits

Memorandum on Impulse Winding Tester

ECMA st Edition / June Near Field Communication Wired Interface (NFC-WI)

P. Bruschi: Project guidelines PSM Project guidelines.

7 th International Conference on DEVELOPMENT AND APPLICATION SYSTEMS S u c e a v a, R o m a n i a, M a y 27 29,

ECE ANALOG COMMUNICATIONS - INVESTIGATION 7 INTRODUCTION TO AMPLITUDE MODULATION - PART II

The ramp is normally enabled but can be selectively disabled by suitable wiring to an external switch.

Potato IC. Contact Potato Semiconductor for IP or detail. PotatoSemi High frequency noise cancellation technology.

Power losses in pulsed voltage source inverters/rectifiers with sinusoidal currents

BOUNCER CIRCUIT FOR A 120 MW/370 KV SOLID STATE MODULATOR

Chapter 2 Summary: Continuous-Wave Modulation. Belkacem Derras

Solid-state Timer H3CT

Lecture #7: Discrete-time Signals and Sampling

Comparative Study of Feed Forward and SPWM Control Technique for DC to DC Dual Active Bridge Converter Driving Single Phase Inverter

White paper. RC223 (type B) residual-current release

Development of Pulse Width Modulation LED drive

Signal Characteristics

Negative frequency communication

Active Filters - 1. Active Filters - 2

Dead Zone Compensation Method of H-Bridge Inverter Series Structure

Introduction to Power Electronics ECEN 4797/5797

EXPERIMENT #9 FIBER OPTIC COMMUNICATIONS LINK

4 20mA Interface-IC AM462 for industrial µ-processor applications

Pulse Train Controlled PCCM Buck-Boost Converter Ming Qina, Fangfang Lib

Comparative Analysis of the Large and Small Signal Responses of "AC inductor" and "DC inductor" Based Chargers

Multiple Load-Source Integration in a Multilevel Modular Capacitor Clamped DC-DC Converter Featuring Fault Tolerant Capability

Power Amplifier EEA-PAM-5**-A-32 for Proportional Control Valves Contents The following power amplifier models are covered in this catalog

Chapter 2: Fourier Representation of Signals and Systems

EE 330 Lecture 24. Amplification with Transistor Circuits Small Signal Modelling

Introduction to OFDM

Frequency Domain Conductive Electromagnetic Interference Modeling and Prediction with Parasitics Extraction for Inverters

Development of Temporary Ground Wire Detection Device

Bipolar-type Dynamic Voltage Conditioner Using P-Leg and N-Leg Structured AC-AC Converter

AN303 APPLICATION NOTE

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

EECS 380: Wireless Communications Weeks 5-6

Installation and Operating Instructions for ROBA -brake-checker Typ

Three-Level TAIPEI Rectifier

Three-Phase Isolated High-Power-Factor Rectifier Using Soft-Switched Two-Switch Forward Converter

Optical Short Pulse Generation and Measurement Based on Fiber Polarization Effects

A Control Technique for 120Hz DC Output Ripple-Voltage Suppression Using BIFRED with a Small-Sized Energy Storage Capacitor

Transmission Lines. Transmission Lines :: Topics. Introduction Wave Propagation Termination Reflections Summary. Introduction.

Design and Development of Zero Voltage Switched Full Bridge 5 kw DC Power Supply

Linear PFC regulator for LED lighting with the multi-level structure and low voltage MOSFETs.

Double Tangent Sampling Method for Sinusoidal Pulse Width Modulation

Proceedings of International Conference on Mechanical, Electrical and Medical Intelligent System 2017

Automatic Power Factor Control Using Pic Microcontroller

University of Alberta

Technology Trends & Issues in High-Speed Digital Systems

Lecture 11. Digital Transmission Fundamentals

GaN-HEMT Dynamic ON-state Resistance characterisation and Modelling

A Voltage Doubler Circuit to Extend the Soft-switching Range of Dual Active Bridge Converters Qin, Zian; Shen, Yanfeng; Wang, Huai; Blaabjerg, Frede

CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET

A Coupled Inductor Hybrid Quadratic Boost Inverter for DC Microgrid Application

Family of Single-Inductor Multi-Output DC-DC Converters

A Novel Concept for Transformer Volt Second Balancing of a VIENNA Rectifier III Based on Direct Magnetizing Current Measurement

Design of Power Factor Correction Circuit Using AP1662

Self-Precharge in Single-Leg Flying Capacitor Converters

SCiCoreDrive62 +DC T5 U V W -DC. SCiCore 62. IGBT/MOSFET drivers

Passband Data Transmission II References Frequency-shift keying Chapter 6.5, S. Haykin, Communication Systems, Wiley. H.1

Accurate Tunable-Gain 1/x Circuit Using Capacitor Charging Scheme

Retro-reflective photoelectric sensors with polarization filter. Dimensioned drawing

ANALOG AND DIGITAL SIGNAL PROCESSING LABORATORY EXPERIMENTS : CHAPTER 3

High Power Full-Bridge DC-DC Converter using a Center-Tapped Transformer and a Full-Wave Type Rectifier

Receiver Architectures

SEMICONDUCTOR TECHNICAL DATA KIA3820F/FK. Gate Pulse Modulator. FLP-8. MAXIMUM RATING (Ta=25 ) LINE - UP. MARKING (US8 Package) US8

Analysis of SiC MOSFETs under Hard and Soft- Switching

= f 8 f 2 L C. i C. 8 f C. Q1 open Q2 close (1+D)T DT 2. i C = i L. Figure 2: Typical Waveforms of a Step-Down Converter.

BELECTRIC: Enhanced Frequency Control Capability

LD7539H 12/24/2012. Green-Mode PWM Controller with BNO and OTP Protections. General Description. Features. Applications. Typical Application. Rev.

A Bidirectional Three-Phase Push-Pull Converter With Dual Asymmetrical PWM Method

PERFORMANCE OF DC TO DC DUAL ACTIVE BRIDGE CONVERTER DRIVING SINGLE PHASE INVERTER

Transcription:

Sofware soluions o miigae he EM emission of power modules Franco Fiori Elecronics and Telecom Dp. (DET), Poliecnico di Torino, Ialy franco.fiori@polio.i

Ouline An inroducion o EMI filering in power modules A echnique for cheaing EMI sandards Time delay compensaion echnique Passive and Acive snubbers Quesion ime 11/27/2018 franco.fiori@polio.i 2

Differenial Mode (DM) i HS dbua A V LISN i HS db i d i HS A = 2i HS0 DC V LISN Ls f 3 f 1 f 2 f f 1 = 1 πt on = f sw πdc V LISN dbuv f 2 = 1 π r i d f 3 = 2π 1 L S C D i HS T f 3 f 1 f 2 f I HS0 V LISN = 2I HS0 L S f sw T 11/27/2018 on franco.fiori@polio.i 3

DM filers i HS V LISN i HS db Ls DM filer Filers are usually bulky and expensive and.. mos of all hey do no perform as expeced 11/27/2018 franco.fiori@polio.i 4

Common Mode (CM) v X Trap wave V LISN C p C p 0V i cm i cm 10 pf < C p < 100pF 0V The CM curren becomes dominan in he frequency range 1MHz 100 MHz 11/27/2018 franco.fiori@polio.i 5

Common Mode (con d) V X,M = 2V X0 DC V X dbuv In he frequency range f 1 f 2 V X,M V LISN V X db f 1 = f sw πdc f 2 = 1 π r f V X = 2V X0 DC f 1 f = 2V f sw X0 πf f 1 f 2 and being i cm C p dv X d V LISN dbuv we ge V LISN = 4V X0 f sw R LISN C p f f 1 f 2 11/27/2018 franco.fiori@polio.i 6

CM Filers Trap wave L c clear V LISN V X V LISN db wih C cm only L c C cm C cm Even wih EMI filers, emissions can exceed he limis in some frequency bands Tha s frusraing for he designer!!! wih C cm and L c 11/27/2018 franco.fiori@polio.i 7

Spread Specrum Modulaion (SSM) IN f sw + f sw V m Modulaing signal HS f sw f sw - f sw EMI filers gae drivers X OUT T V pwm LS V pwm Modulaed PWM V pwm C C RC2 T sw + _ v V osc _ + R C1 V ref T sw f m = 1 T frequency of he modulaing sgn V osc v m f = Δf sw 11/27/2018 franco.fiori@polio.i 8 f m Modulaion index

The energy of each harmonic is spread over a band ha increases wih he harmonic order (n) ΔV peak,db B n = 2nΔf sw The frequency bands of he harmonics overlap when nδf sw + n + 1 Δf sw f sw B is known as he Carson s band B B n n ovlp = ceil f sw 2Δf sw 1 2 f m ΔV peak,db = 20 log 10 1.05 n Δf sw f m for n < n ovlp f ΔV peak,db = 20 log 10 1.05 n ovlp Δf sw f m for n > n ovlp f Lin scale sw 11/27/2018 franco.fiori@polio.i 9

EMI receiver block diagram From he sandard we know RBW, herefore we choose f m fm < RBW: he EMI receiver is no able o disinguish individual sideband harmonics, so, several harmonics excie he receiver simulaneously fm > RBW: he EMI receiver is able o measure each individual sideband harmonic waning o keep measured peaks a he minimum, we choose fm > RBW 11/27/2018 franco.fiori@polio.i 10

On balance - Waning o chea he EMI receiver f m mus be greaer han RBW - An excessive incremen of Δf sw can affec he conrol circui especially when muliple loops are implemened 10 < Δf sw f m < 20 is a good compromise o address boh issues - The specral overlap, which akes place for n > n ovlp limis is effeciveness a high frequency - The mehod is no effecive or even dangerous in resonan or quasi resonan DC-DC converers 11/27/2018 franco.fiori@polio.i 11

A real reducion of he Common Mode curren LISN 50 Y C D X 50 i cm 11/27/2018 franco.fiori@polio.i 12

v X v X v Y τ d v Y no aligned usually i cm,x i cm,x i cm,y i cm,y i cm i cm 11/27/2018 franco.fiori@polio.i 13

Time delay compensaion τ d i cm i cm i cm 11/27/2018 franco.fiori@polio.i 14

Time delay compensaion (con d) cables DM EMI filer inverer cables LISN MOTOR U 50 V gae drivers W 50 11/27/2018 franco.fiori@polio.i 15

Time delay compensaion (con d) Acually, he rising and he falling edges differ one anoher, hus he emission canno be zeroed even wih τ d close o zero. M. Peroi, F. Fiori, Invesigaing he EMI Miigaion in Power Inverers Using Delay Compensaion IEEE Transacion on Power Elecronics, 2018 11/27/2018 franco.fiori@polio.i 16

Weaknesses of he proposed approach 11/27/2018 franco.fiori@polio.i 17

IN Snubbers L p before X OUT C x,p C sn R sn afer GND - Incremen of he power dissipaion - C sn mus be an high volage capacior 11/27/2018 franco.fiori@polio.i 18

Acive snubbers IN L p Gae driver R on R on OUT C x,p Insead of damping he L p C x,p resonance wih addiional componens GND we are aiming o do ha wih he HS swich Research projec carried ou wihin he Power Elecronics Innovaion Cener (PEIC) 11/27/2018 franco.fiori@polio.i 19

Quesion ime! 11/27/2018 franco.fiori@polio.i 20