Final Report. Contract Number Title of Research Principal Investigator

Similar documents
GaN power electronics

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

Gallium nitride (GaN)

N-polar GaN/ AlGaN/ GaN high electron mobility transistors

FABRICATION OF SELF-ALIGNED T-GATE AlGaN/GaN HIGH

International Workshop on Nitride Semiconductors (IWN 2016)

SIDDHARTH RAJAN. Physics B.S., 2001

Design of Enhancement Mode Single-gate and Double-gate Multi-channel GaN HEMT with Vertical Polarity Inversion Heterostructure

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode

AlGaN/GaN High-Electron-Mobility Transistor Using a Trench Structure for High-Voltage Switching Applications

A new Hetero-material Stepped Gate (HSG) SOI LDMOS for RF Power Amplifier Applications

Development of Microwave and Terahertz Detectors Utilizing AlN/GaN High Electron Mobility Transistors

Defense Technical Information Center Compilation Part Notice

Novel III-Nitride HEMTs

High Power Wideband AlGaN/GaN HEMT Feedback. Amplifier Module with Drain and Feedback Loop. Inductances

Enhancement-mode AlGaN/GaN HEMTs on silicon substrate

improving further the mobility, and therefore the channel conductivity. The positive pattern definition proposed by Hirayama [6] was much improved in

Self-Aligned-Gate GaN-HEMTs with Heavily-Doped n + -GaN Ohmic Contacts to 2DEG

Record Extrinsic Transconductance (2.45 ms/μm at V DS = 0.5 V) InAs/In 0.53 Ga 0.47 As Channel MOSFETs Using MOCVD Source-Drain Regrowth

Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials

Scaling of InGaAs MOSFETs into deep-submicron regime (invited)

We are right on schedule for this deliverable. 4.1 Introduction:

4H-SiC Planar MESFET for Microwave Power Device Applications

RF and Microwave Semiconductor Technologies

NAME: Last First Signature

A New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

III-V CMOS: the key to sub-10 nm electronics?

n-channel LDMOS WITH STI FOR BREAKDOWN VOLTAGE ENHANCEMENT AND IMPROVED R ON

Performance investigations of novel dual-material gate (DMG) MOSFET with dielectric pockets (DP)

Low-frequency noises in GaAs MESFET s currents associated with substrate conductivity and channel-substrate junction

Parasitic Resistance Effects on Mobility Extraction of Normally-off AlGaN/GaN Gate-recessed MISHFETs

EECS130 Integrated Circuit Devices

Modeling of CPW Based Passive Networks using Sonnet Simulations for High Efficiency Power Amplifier MMIC Design

General look back at MESFET processing. General principles of heterostructure use in FETs

Scaling and High-Frequency Performance of AlN/GaN HEMTs

Today s wireless system

Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs

Pattern Transfer CD-AFM. Resist Features on Poly. Poly Features on Oxide. Quate Group, Stanford University

JOURNAL OF APPLIED PHYSICS 99,

Power MOSFET Zheng Yang (ERF 3017,

6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET

On-Wafer Integration of Nitrides and Si Devices: Bringing the Power of Polarization to Si

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Wide Band-gap FETs for High Power Amplifiers

Simulation of GaAs MESFET and HEMT Devices for RF Applications

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

MOSFET & IC Basics - GATE Problems (Part - I)

A High Breakdown Voltage Two Zone Step Doped Lateral Bipolar Transistor on Buried Oxide Thick Step

Lecture 33 - The Short Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 30, 2007

3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

INTRODUCTION: Basic operating principle of a MOSFET:

Characterization of SOI MOSFETs by means of charge-pumping

EECS130 Integrated Circuit Devices

High mobility 4H-SiC MOSFET using a combination of counter-doping and interface trap passivation

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

AlGaN Polarization Graded Field Effect Transistors for High Linearity Microwave Applications

InGaP/InGaAs Doped-Channel Direct-Coupled Field-Effect Transistors Logic with Low Supply Voltage

Semiconductor Physics and Devices

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

Three Terminal Devices

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors

Innovative Technologies for RF & Power Applications

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

SUPPLEMENTARY INFORMATION

Supporting Information for Gbps terahertz external. modulator based on a composite metamaterial with a. double-channel heterostructure

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Recent ETHZ-YEBES Developments in Low-Noise phemts for Cryogenic Amplifiers

3-7 Nano-Gate Transistor World s Fastest InP-HEMT

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

On-wafer seamless integration of GaN and Si (100) electronics

Chapter 13 Insulated Gate Nitride-Based Field Effect Transistors

E LECTROOPTICAL(EO)modulatorsarekeydevicesinoptical

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

GaN MMIC PAs for MMW Applicaitons

This Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor

Planarization and Regrowth of Self-Aligned Ohmic Contacts on InGaAs

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Wide Band-Gap Power Device

High-efficiency, high-speed VCSELs with deep oxidation layers

y y (12) Patent Application Publication (10) Pub. No.: US 2015/ A1 (19) United States (43) Pub. Date: Sep. 10, C 410C 422b 4200

FET(Field Effect Transistor)

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Topic 3. CMOS Fabrication Process

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Drive performance of an asymmetric MOSFET structure: the peak device

40nm Node CMOS Platform UX8

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

High performance Hetero Gate Schottky Barrier MOSFET

Chapter 1. Introduction

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Title. Author(s)Uemura, T.; Baba, T. CitationIEEE Transactions on Electron Devices, 49(8): Issue Date Doc URL. Rights.

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

Low Noise Dual Gate Enhancement Mode MOSFET with Quantum Valve in the Channel

Transcription:

Final Report Contract Number Title of Research Principal Investigator Organization N00014-05-1-0135 AIGaN/GaN HEMTs on semi-insulating GaN substrates by MOCVD and MBE Dr Umesh Mishra University of California, Santa Barbara 20091029314

DEFENSE TECHNICAL INFORMATION CENTER DTIC has determined on // / j loi&vn that this Technical Document has the Distribution Statement checked below. The current distribution for this document can be found in the DTIC Technical Report Database. JZI DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited. D«-r owl\ COPYRIGHTED; U.S. Government or Federal Rights License. All other rights and uses except those permitted by copyright law are reserved by the copyright owner. DISTRIBUTION STATEMENT B. Distribution authorized to U.S. Government agencies only (fill in reason) (date of determination). Other requests for this document shall be referred to (insert controlling DoD office) DISTRIBUTION STATEMENT C. Distribution authorized to U.S. Government Agencies and their contractors (fill in reason) (date of determination). Other requests for this document shall be referred to (insert controlling DoD office) DISTRIBUTION STATEMENT D. Distribution authorized to the Department of Defense and U.S. DoD contractors only (fill in reason) (date of determination). Other requests shall be referred to (insert controlling DoD office). DISTRIBUTION STATEMENT E. Distribution authorized to DoD Components only (fill in reason) (date of determination). Other requests shall be referred to (insert controlling DoD office). DISTRIBUTION STATEMENT F. Further dissemination only as directed by (inserting controlling DoD office) (date of determination) or higher DoD authority. Distribution Statement F is also used when a document does not contain a distribution statement and no distribution statement can be determined. DISTRIBUTION STATEMENT X. Distribution authorized to U.S. Government Agencies and private individuals or enterprises eligible to obtain export-controlled technical data in accordance with DoDD 5230.25; (date of determination). DoD Controlling Office is (insert controlling DoD office).

Abstract Silicon (Si) implantation into AIGaN/GaN high electron mobility transistors (HEMTs) has been studied in this program as a method to reduce the sharp increase in the dynamic source resistance at increasing current levels that result in a reduction both in the transconductance g m and the current gain cut-off frequency fj. During the program two different approaches have been investigated to decrease the electric field in the source access region. To prevent breakdown between source and gate, different barrier layers have been investigated. Ultimately, these barriers allow an overlap between the gate and the source implant region. First, a regrown AIGaN/GaN channel as the barrier between the source implant region and the gate has been investigated. In the past, silicon has been found to create a buried parasitic layer conductive path at the re-grown interface. In this work, multiple-cycle treatment with hydrofluoric acid and ozone was used to reduce the silicon at the regrowth interface by 80%. Second, using silicon nitride (SiN) as the barrier layer between the implanted source region and the gate allowed a regrowth free structure. MOCVD grown SiN was deposited in situ after the activation anneal of the implanted silicon. With channels lengths down to 0.3 jam and gate lengths of 200 nm, these devices exhibited constant dynamic source resistances which improved the transconductance linearity at high current levels significantly.

Contract Information Contract Number Title of Research Principal Investigator Organization N00014-05-1-0135 AIGaN/GaN HEMTs on semi-insulating GaN substrates by MOCVD and MBE Dr Umesh Mishra University of California, Santa Barbara Introduction AIGaN/GaN HEMTs have demonstrated record power densities at microwave operation [1]. However, these devices usually exhibit a fast decrease in current gain cut-off frequency fr. Most of the decrease in fj can be attributed to the decrease of g m at high currents. This decrease can be explained by the increase of the small signal source access resistance, r s, with drain current. Since the electron velocity varies with the electric field, a decrease in the electron mobility for high fields is most likely the reason for this increase of access resistance [2]. Sample A col o c I 1 o ; 1 is q> 100 nm Sample B Sample C 450 ATLAS Simulations 1 1 > 1 > 1 ' 1 > 400-350 - <-«300 _ E g 250 - (/) 200 - S- 150 - - E O) 100 - - 50 0, 1.1.1. -14-12 -10-8 -6-4 Sample A: Std.HEMT Sample B: Source n* layer to Ihe gate Sample C: Source n* layer 100 nm from gale edge " V Rfi (V) Fig 1: Left: Proposed structures to increase the linearity of g m and f T. Right: Simulated g m profiles by ATLAS -

A g m linearity improvement can be achieved if the electric field at the source can be kept below its quasi saturation value (-10 kv/cm). ATLAS simulations have shown that an introduction of low resistivity areas between the source and the gate can improve the linearity (Fig 1), [2]. To create the structure Sample B in Fig. 1, ion implantation is a promising technology after excellent low sheet resistances as low as 14 Ohm/ Square have been demonstrated [3]. An important feature of this structure is the barrier layer that separates the gate from the implanted source region, avoiding high leakage current or even breakdown between the gate and source. In this program, two different approached have been investigated to form this barrier layer. The results are described in the following section.

Barrier layer by channel regrowth Figure 2 shows a schematic cross section of the AIGaN/GaN HEMT with buried implants. The barrier between the implanted source region and the gate consists of a regrown AIGaN/GaN channel. Source Gate Drain S AIGaN GaN Channel i+ GaN buffer Si + GaN:Fe Fig 2: AIGaN/GaN HEMT with buried Si- implants The process flow involves implanting highly doped source and drain regions into an insulating GaN substrate and then regrowing the GaN channel and AIGaN barrier layer. A significant challenge in this approach is the formation of a Si layer on the surface after removing the GaN substrate from the growth chamber (MBE and MOCVD) and preparing it for implantation. In a regrown HEMT structure, this Si layer forms a parasitic conductive leakage path parallel to the 2 DEG. To mitigate this effect, a cycled UV ozone treatment was employed. Prior to regrowth, the GaN buffer surface was exposed twice to a 5 min ozone treatment followed by 30 sec hydrofluoric acid (HF) dip. Ozone treatment enhances the oxidation of the Si layer. HF treatment then removes the formed oxide layer.

Figure 3 shows the DC IV curve of a regrown AIGaN/GaN structure with (a) no ozone treatment and (b) cycled ozone treatment before regrowth. 800-1 r V G = + 1V NoOzone Ozone g 1 600 E 400 AV G = 1V V) Q 200 V. [V] DS Figure 3: DC l-v curve of regrown AIGaN/GaN HEMT (a) with ozone/hf treatment and (b) no treatment before regrowth. It can be observed that both devices do not pinch off. Nevertheless, a reduction in leakage current for the ozone treated sample is obvious. An 80% reduction of silicon concentration at the interface was observed. Although significant, this reduction was not sufficient for transistor applications. Further cycling of ozone and HF treatment did not completely remove the parasitic layer.

Buried Implant by metal insulator semiconductor heterostructure FET (MISHFET) The second approach under this program was the investigation of an AIGaN/GaN metal insulator semiconductor heterostructure FET (MISHFET) structure that allows the overlap of gate and implanted source region (Fig. 4). Figure 4: Schematic of an AIGaN/GaN metal insulator semiconductor heterostructure FET (MISHFET) Previously, ion implantation has been demonstrated to be an excellent choice to form contact resistances as low as 0.2 Qmm to HEMT structures [4]. Figure 4 shows a schematic of the MISHFET structure. Fabrication of the MISHFET started with deposition of a Si0 2 /Ti/Ni ion implantation mask with Ti/Ni removed in the source and drain regions (S/D) for implantation. Source to drain spacing was 0.4 am. Si ions at a dose of 1 * 10 16 cm" 2 were implanted at 0 at 60 kev at room temperature. After the implantation mask was removed the sample was subject to an activation anneal for 30 sec at -1280 C in an MOCVD system flowing N 2 and NH3at atmospheric pressure (760 Torr). A 5 nm SiN layer was deposited in situ. The AIGaN layer was removed in the S/D regions using CI2 reactive ion etching (RIE) and ohmic

Ti/Au/Ni contacts were deposited onto the underlying implanted GaN. A contact resistance of 0.5 Qmm was obtained. Ni/Au/Ni gates were formed by ebeam lithography (300 nm). The overlap between the implanted source region and the gate was 100 nm. SD121408A-D R7C3T28 AV = 0.5V v = ov SD12H08A-DR7C2T28 E E 5-1 I i L_ -0.5 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 Figure 5: Left: DC-IV curve; Right: g m -l D curve of 0.4 nm channel MISHFET Figure 5 left depicts the DC IV curve with a maximum drain current of 1.5 A/mm at a drain bias of V D s=3.6 V. Figure 5 right shows g m and l D versus gate voltage. The device exhibits a maximum transconductance of 350 ms/mm and the drop of g m at high current is minimal. SD121408A-D R7C2T28 V«M Figure 6: Current-gain cutoff frequency f T versus gate voltage

Figure 6 shows fj versus gate voltage. The sharp drop in g m and f T as described by Palacios et al. [2] is not observed. References: [1] Y.F. Wu, A. Saxler, M. Moore, R.P. Smith, S. Sheppard, P.M. Chavarkar, T. Wisleder, U.K. Mishra, and P.Parikh, "30 W/mm GaN HEMTs by field plate optimization," IEEE Electron Dev Lett, vol. 25, no. 2, pp. 117-119, Feb 2004 [2] T. Palacios, S. Rajan, A. Chakraborty, S. Heikman, S. Keller, S.P. DenBaars, U.K. Mishra, "Influence of the Dynamic Access Resistance in the g m and f T Linearity of AIGaN/GaN HEMTs," IEEE Trans. Elect. Dev, vol 52, no 10, pp 2117-2123, Oct 2005 [3] H. Yu, L. McCarthy, S. Rajan, S. Keller, S. DenBaars, J. Speck, U. Mishra," Ion Implanted AIGaN/GaN HEMTs With Nonalloyed Ohmic Contacts," IEEE Elect Dev Lett, vol 26, no 5, pp 283-285, May 2005 [4] F.Recht, L. McCarthy, L. Shen, C. Poblenz, A.Corrion, J.S. Speck, U.K. Mishra, "AIGaN/GaN HEMTs with large angle Implanted Nonalloyed Ohmic Contacts," 65th Device Research Conference, South Bend, IN, 2007

Dear Sir or Madam, Please find attached the final report for N00014-05-1-0135 (UC Santa Barbara, Prof. Mishra). I apologize for the delay. Best Regards, TtcLf Felix Recht ECE Dept UC Santa Barbara Santa Barbara, CA 93106 recht@ece.ucsb.edu