LINEAR IMAGE SENSOR IC FOR CIS

Similar documents
LINEAR IMAGE SENSOR IC FOR CONTACT IMAGE SENSOR S-8603AWI

S-8604BWI LINEAR IMAGE SENSOR IC FOR CONTACT IMAGE SENSOR

S-8604BWI LINEAR IMAGE SENSOR IC FOR CONTACT IMAGE SENSOR. Rev.1.1_10

S-8603 AWI. Rev.1.0_20 LINEAR IMAGE SENCER IC FOR CONTACT IMAGE SENSOR. Circuit diagram

DL515-01UHB-D PRODUCT SPECIFICATION

Low Power Consumption IPS009BL9_BL9A_BLAA AT Cut 32KHz SPXO

Contact Image Sensor (CIS) Module

8-bit shift register and latch driver

S-8120AMP LOW-VOLTAGE C-MOS HIGH-PRECISION TEMPERATURE SENSOR IC. Rev.1.1

functional block diagram (each section pin numbers apply to section 1)

Peripheral Imaging Corporation

CD40174BMS. CMOS Hex D -Type Flip-Flop. Features. Pinout. Applications. Functional Diagram. Description. December 1992

APPLICATIONS GENERAL DESCRIPTION FEATURES PIN CONFIGURATION PIN ASSIGNMENT /INH, Q0 PIN FUNCTION

Photodiode Detector with Signal Amplification XB8816R Series

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

DATASHEET CD4013BMS. Pinout. Features. Functional Diagram. Applications. Description. CMOS Dual D -Type Flip-Flop. FN3080 Rev 0.

Linear X-Ray Photodiode Detector Array with Signal Amplification

IPS009 series IC CMOS SPXO

DATASHEET CD4069UBMS. Features. Pinout. Applications. Functional Diagram. Description. Schematic Diagram. CMOS Hex Inverter

DATASHEET CD4027BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Dual J-KMaster-Slave Flip-Flop. FN3302 Rev 0.

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

ST8016. Datasheet. 160 Output LCD Common/ Segment Driver IC. Version /05/25. Crystalfontz

CD4063BMS. CMOS 4-Bit Magnitude Comparator. Pinout. Features. Functional Diagram. Applications. Description. December 1992

IPS009 series IC CMOS SPXO

Video switch for CANAL-Plus decoder

DATASHEET CD4060BMS. Pinout. Features. Functional Diagram. Oscillator Features. Applications. Description

16-bit Constant Current LED Driver with Error Detection

ams AG TAOS Inc. is now The technical content of this TAOS datasheet is still valid. Contact information:

LSI/CSI LS7560N LS7561N BRUSHLESS DC MOTOR CONTROLLER

CD4028. CMOS BCD-To-Decimal Decoder. Pinout. Features. Functional Diagram. Applications. Description.

TSL LINEAR SENSOR ARRAY

CARDINAL COMPONENTS. Operating Conditions: Description Min Max Unit

Programmable Low Voltage 1:10 LVDS Clock Driver ADN4670

SM5160CM/DM OVERVIEW PINOUT FEATURES PACKAGE DIMENSIONS SERIES LINEUP. Programable PLL Frequency Synthesizer. (Top View)

Low current consumption : 0.4 ma typ. Driver output current : 70 ma max. 5 MHz (cascade connection) Selectable H/L for latch and driver enable

DATASHEET CD4029BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Presettable Up/Down Counter. FN3304 Rev 0.

TB62708N 16 Bit Constant Current LED Source Driver with Shift Register and Latch Functions

CD4585BMS. CMOS 4-Bit Magnitude Comparator. Features. Pinout. Functional Diagram. Applications. Description. December 1992

PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver

Pixel. Pixel 3. The LUMENOLOGY Company Texas Advanced Optoelectronic Solutions Inc. 800 Jupiter Road, Suite 205 Plano, TX (972)

Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux

CF5008A1 2. VCXO Module IC OVERVIEW FEATURES SERIES CONFIGURATION ORDERING INFORMATION

WS2811 Signal line 256 Gray level 3 channel Constant current LED driver IC

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

TLC5620C, TLC5620I QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS

Techcode TD8215. Step-up DC/DC Controller. General Description. Features. Applications. Pin Configurations DATASHEET TD8215 INV SCP VDD CTL

78A207 MFR1 Receiver DATA SHEET DESCRIPTION FEATURES OCTOBER 2005

WS2818B Single-line 256 Gray-level 3-channel Constant Current LED Driver IC

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

DATASHEET CD4098BMS. Description. Features. Applications. Pinout. CMOS Dual Monostable Multivibrator. FN3332 Rev 0.00 Page 1 of 11.

HMC677G32 INTERFACE - SMT. 6-Bit SERIAL/PARALLEL SWITCH DRIVER/CONTROLLER. Typical Applications. Features. Functional Diagram. General Description

MOS INTEGRATED CIRCUIT

DATASHEET CD4503BMS. Features. Applications. Functional Diagram. Pinout. CMOS Hex Buffer. FN3335 Rev 0.00 Page 1 of 8. December FN3335 Rev 0.

CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers

DATASHEET CD4028BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS BCD-To-Decimal Decoder. FN3303 Rev 0.

XC2163 Series GENERAL DESCRIPTION APPLICATIONS FEATURES PIN ASSIGNMENT PIN CONFIGURATION /INH, Q0 PIN FUNCTION

DATASHEET CD14538BMS. Description. Features. Applications. Functional Diagram. Pinout. CMOS Dual Precision Monostable Multivibrator

Low voltage 16-bit constant current LED sink driver with auto power-saving. Description

STP16CP05. Low voltage 16-bit constant current LED sink driver. Description. Features

DIFFERENTIAL ECL-to-TTL TRANSLATOR

Low-Current Consumption, Real-Time Clock IC (General-Purpose IC)

FAST CMOS 8-BIT IDENTITY COMPARATOR

DATASHEET CD40105BMS. Features. Description. Applications. Pinout. Functional Diagram. CMOS FIFO Register. FN3353 Rev 0.00 Page 1 of 10.

HI-8200, HI-8201, HI-8202

TSL1406R, TSL1406RS LINEAR SENSOR ARRAY WITH HOLD

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

ILI /900/864/816-Output Channels TFT LCD Gate Driver. Specification Preliminary

INL PLOT REFIN DAC AMPLIFIER DAC REGISTER INPUT CONTROL LOGIC, REGISTERS AND LATCHES

500MHz TTL/CMOS Potato Chip

DATASHEET CD4504BMS. Pinout. Features. Functional Diagram. Description. CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation

5-BIT REGISTERED TRANSCEIVER

IDT74FCT2374AT/CT FAST CMOS OCTAL D REGISTER (3-STATE)

BA Features. General Description. Applications. Marking Information. 3W Mono Filterless Class D Audio Power Amplifier

SYNC separator IC with AFC

CD40102BMS CD40103BMS CMOS 8-Stage Presettable Synchronous Down Counters

PO54G374A, PO74G374A

ONE TE C H N O L O G Y PLACE HOMER, NEW YORK TEL: FAX: /

DM bit Constant Current LED Driver. with Error Detection

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

Dual Processor Supervisors with Watchdog ADM13305

PO54G14A, PO74G14A. Pin Configuration. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: V CC 6A 6Y 5A 5Y 4A 4Y 1A 1Y 2A 2Y 3A 3Y GND

3.3V CMOS 16-BIT REGISTER (3-STATE)

NOT RECOMMENDED FOR NEW DESIGNS LOW-POWER HEX ECL-to-TTL TRANSLATOR

ST DESCRIPTION 2. FEATURES. Crystalfontz. Thiscontrolerdatasheetwasdownloadedfrom htp:/

IDT54/74FCT16374AT/CT/ET

CD4094. CMOS 8-Stage Shift-and-Store Bus Register. Pinout. Features. Functional Diagram Applications. Description. December 1992

LC450029PKB/D. 1/4 and 1/3-Duty General-Purpose LCD Driver

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

NT Output LCD Segment/Common Driver NT7703. Features. General Description. Pin Configuration 1 V1.0

DATASHEET. CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers. Features. Description. Applications. FN3316 Rev 0.

NJU6434C 1/4 DUTY LCD DRIVER PRELIMINARY ! GENERAL DESCRIPTION ! PACKAGE OUTLINE ! FEATURES ! BLOCK DIAGRAM

ELM824xA 3.0μA Very low power CMOS dual operational amplifier

TSL201R LF 64 1 LINEAR SENSOR ARRAY

High Voltage CMOS Logic. <Logic Gate> General-purpose CMOS Logic IC Series (BU4S,BU4000B Series)

FAST CMOS OCTAL LATCHED TRANSCEIVER

SN75150 DUAL LINE DRIVER

S6A0093 Specification Revision History

ULN2804A DARLINGTON TRANSISTOR ARRAY

5076 series VCXO Module IC with Built-in Varicap

Transcription:

rev..00 LINEAR IMAGE SENSOR IC FOR CIS The is a suitable linear image sensor IC for a multichip-type contact image sensor with a resolution of 00 dots per inch. This IC integrates a 96dots photo-diode array and a CMOS scanning circuit. Picture signals are output one after another in analog signals, synchronized with a clock signal. Features z Resolution : 00 dpi z High frequency : fclk=mhz z Good linearity : γ z Low image lag : % Color picture reappears finely using RGB LEDs. z -input signal : SI,CLK Only these two input signals, start and clock, make the scanning easily. z Adjustable scanning length for various sizes of paper : 8.8mm Various sizes of paper can be read by simply changing the number of chips aligned in a line. z Low current consumption : 5V single power supply and CMOS scanning circuit. Terminal functions Terminal no. Table- Symbol Name Functions SI Start input terminal Input data for shift register CLK Clock input terminal Input clock for shift register VDD Power supply terminal Connect to +5V GND Ground terminal Connect to 0V 5 N.C. 6 RS Reference signal output terminal Output analog reference signal 7 SIG Video signal output terminal Output analog video signal 8 SO Start output terminal Output data for shift register

rev..00 Block diagram PD PD PD95 PD96 VDD SI GND Scanning circuits + Amplifier. SIG RS SO CLK Fig. Timing chart Tw CLK 0 9 9 95 96 97 98 SI Tsu Th SO Tplh Tphl SIG 9 9 95 96 RS Fig.

rev..00 Absolute maximum rating Table- Parameter Symbol Condition Rating Unit Power supply voltage VDD VDD-GND - 0. ~ +7.0 V Input voltage VIN SI,SI,CLK - 0. ~ VDD+0. V Output voltage VOUT SIG,SO - 0. ~ VDD+0. V Operating temperature TOPR - 5 ~ +85 C Storage temperature TSTR - 0 ~ +5 C Electric characteristics ) DC characteristics Table- VDD=5V±0%,TOPR=typ.55 C Parameter Symbol Condition Rating Unit min. typ. max. Input voltage VIH SI,CLK. V VIL 0.8 Input current IIH CLK 0.5 µa SI 0.0 IIL CLK -0.5 SI -0.5 Output voltage VOH SO,IOH =-00µA.8 V VOL SO,IOL = 00µA 0. Current IDD fck =.0MHz 0.6.0 ma consumption Not amp operating Current IDD VDD-GND.0 0.0 ma consumption Amp operating Leak current IS VDD-GND Not amp operating 0.0 0.0 ma ) Switching characteristics Table- VDD=5V±0%,TOPR=typ.55 C Parameter Symbol Condition Rating Unit min. typ. max. Clock pulse width Tw Duty=50% 50 nsec Data set up time Tsu SI 00 nsec Data hold time Th SI 0 nsec Clock frequency fck Duty=50% SIG,SO CLK-SO L-H Tplh fck =.0MHz delay time CL = 0 pf CLK-SO H-L Tphl fck =.0MHz delay time CL = 0 pf 0.5.0 MHz 60 nsec 60 nsec

rev..00 ) Photoelectric conversion characteristics Condition : VDD=5V, TOPR=55 C, fck=500khz(duty=50%) Read period RT=5msec, Load capacitor CL=00pF, Load resistor RL=00kΩ Light source LED(λ=570nm, Half value width λ 0nm, Illuminance lx) Connecting a capacitor.7µf between VDD and GND, Vp is tested using the measurement circuit of Fig.. (AD8) +5V SIG + 00pF 00kΩ - -5V Vp,Vd Vp at Ep=0.06lxsec Vd at Ep=0. lxsec (AD8) Av= +5V RS + 00pF 00kΩ - -5V Vr Av= Fig. Measurement circuit Table- 5 Parameter Symbol Condition Rating Unit Note min. typ. max. Bright Vpave Exposure value 80 00 550 mv Vpe(i) signal Ep = 0.06 lx sec Bright signal dv Read period RT = 5msec 0 + +5 % Vpe(i) )- deviation dv, i= 9 0 + +0 % (*), i=, 95 0 + +5 % Dark signal Vd RT = 5msec fck = 500kHz 70 0 70 mv Vd(i) Dark signal Vd RT = 5msec 0 5 mv Vd(max) deviation fck = 500kHz -Vd(min) Reference signal Vr RT = 5msec fck = 500kHz 50 00 50 mv Reference signal deviation Dark Difference Vr RT = 5msec fck = 500kHz 7 5 mv Vr(max) -Vr(min) Vd-Vr, i= 96-0 8 5 mv Vd(i)-Vr(i) Linearity Rγ Vpave 0.0 0. 0. )- Image lag RIL Vpave - 0 + % ) - Light response RIR Vpave 98 99 0 % )- (* : Including measurement error %.)

rev..00 )- Definitions The definitions of parameters are as follows. Vp() i : Bright signal of i-th pixel. Vd(): i Dark signal of i-th pixel. Vpe() i = Vp() i Vd() i : Effective bright signal of i-th pixel. Vpave : Average of all Vpe() i Vp max : Maximum Vpe() i i= 95 Vp min : Minimum Vpe() i i= 95 Vp max Vp min dv = 00 Vpave dv = Vpe() i Vpe( i + ) Vpave 00 RIL : Average of all pixel image lag ratio. ( cf. Fig. ) RIR : Average of all pixel light response ratio. ( cf. Fig. ) LED OFF ON OFF SI 6 7 8 SIG Vd RIR 98% Vpe Vpe 00% RIL % Fig. 5

rev..00 )- Linearity Rγ is tested by the following equation. Vd : The average of the dark signal Vd() i at R.T.=5.0msec. Vp5 : The average of the bright signal Vp() i at R.T.=0.5msec. Vp 5 : The average of the bright signal Vp() i at R.T.=.5msec. i : 96 Rγ = Vp5 Vd Vp5 Vd 000nsec CLK 50% 50nsec : Sampling time of Vp(i),Vd(i) Vp(i) GND Fig. 5 6

rev..00 Pad configuration Photo detecting windows Chip size : 80µm 0µm (Before scribing) 5 6 7 8 Fig. 6 Pad size : 00µm 80µm (Opening area) Table- 7 Unit : µm PAD No. Name Coordinate PAD No. Name Coordinate X Y X Y SI -97-0 5 N.C. -76-0 CLK -676-0 6 RS +97-0 VDD -5-0 7 SIG +5-0 GND -5-0 8 SO +08-0 Note: The coordinate origin is the center of IC, and the coordinate value is the center of the pad. Chip size and sensor arrangement diagram Chip size:80µm 0µm (Before scribing) Shaded area:photo detecting window(x=5.5, Y=60.5) (Scribe line center) X 96.5 7 8 9 50 Y 9 9 95 96 P P P (P=8.5) (P=8.7) P P P 80 Fig.7 Unit : µm 7

rev..00 Wafer form Note: The arrangement of IC is subject to change without notes. Wafer diameter : 6 inch φ Wafer thickness : 50 ± 0µm (Sensor side) (Pad side) O ri L o t No. w a f e r No. e n ta t i o n F la t Fig. 8 8

rev..00 Scribe line (Unit : µm) 60 60 (Scribe line area) 5 50 (Photo detecting window) (Passivation boundary) 60 8080 Fig. 9 9