Direct Digital Synthesis Primer

Similar documents
Section 1. Fundamentals of DDS Technology

A Technical Tutorial on Digital Signal Synthesis

ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE

Integrated Circuit Design for High-Speed Frequency Synthesis

f o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03

QAN19 Modulating Direct Digital Synthesizer in a QuickLogic FPGA

New Features of IEEE Std Digitizing Waveform Recorders

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM

Direct Digital Synthesis

Low distortion signal generator based on direct digital synthesis for ADC characterization

Keysight Technologies

Application Note #5 Direct Digital Synthesis Impact on Function Generator Design

ME scope Application Note 01 The FFT, Leakage, and Windowing

Channelization and Frequency Tuning using FPGA for UMTS Baseband Application

Mobile Communication An overview Lesson 03 Introduction to Modulation Methods

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers

Time Matters How Power Meters Measure Fast Signals

for amateur radio applications and beyond...

Flatten DAC frequency response EQUALIZING TECHNIQUES CAN COPE WITH THE NONFLAT FREQUENCY RESPONSE OF A DAC.

The Sampling Theorem:

Telecommunication Electronics

SPUR REDUCTION TECHNIQUES IN DIRECT DIGITAL SYNTHESIZERS

Linear Frequency Modulation (FM) Chirp Signal. Chirp Signal cont. CMPT 468: Lecture 7 Frequency Modulation (FM) Synthesis

Vector Signal Generators

Design Implementation Description for the Digital Frequency Oscillator

Spectrum. The basic idea of measurement. Instrumentation for spectral measurements Ján Šaliga 2017

DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM

Digital Communication System

YEDITEPE UNIVERSITY ENGINEERING FACULTY COMMUNICATION SYSTEMS LABORATORY EE 354 COMMUNICATION SYSTEMS

Spectrum Analysis - Elektronikpraktikum

DSP Based Corrections of Analog Components in Digital Receivers

A new method of spur reduction in phase truncation for DDS

Pipeline vs. Sigma Delta ADC for Communications Applications

Vector Signal Generators

Music 270a: Modulation

System on a Chip. Prof. Dr. Michael Kraft

Laboratory Assignment 5 Amplitude Modulation

Spectrum. Additive Synthesis. Additive Synthesis Caveat. Music 270a: Modulation

Design and Implementation of Programmable Sine Wave Generator for Wireless Applications using PSK/FSK Modulation Technique

DIGITAL COMMUNICATIONS SYSTEMS. MSc in Electronic Technologies and Communications

Radio Technology and Architectures. 1 ENGN4521/ENGN6521: Embedded Wireless L#1

Implementation of Digital Signal Processing: Some Background on GFSK Modulation

Advantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.

Tuesday, March 29th, 9:15 11:30

Basic Concepts in Data Transmission

ELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018

Analyzing A/D and D/A converters

ECE 4203: COMMUNICATIONS ENGINEERING LAB II

Section 8. Replacing or Integrating PLL s with DDS solutions

Code No: R Set No. 1

B.Tech II Year II Semester (R13) Supplementary Examinations May/June 2017 ANALOG COMMUNICATION SYSTEMS (Electronics and Communication Engineering)

Keysight Technologies The ABC s of Arbitrary Waveform Generation. Application Note

6 Sampling. Sampling. The principles of sampling, especially the benefits of coherent sampling

The Fundamentals of Mixed Signal Testing

Introduction. In the frequency domain, complex signals are separated into their frequency components, and the level at each frequency is displayed

Digital Communication System

A FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER

Antenna Measurements using Modulated Signals

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

Overcoming RF Signal Generation Challenges with New DAC Technologies WHITE PAPER

Agilent PN 8780A-1 Introductory Operating Guide to the Agilent 8780A Vector Signal Generator. Product Note

SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc.

Analog and Telecommunication Electronics

EE 230 Lecture 39. Data Converters. Time and Amplitude Quantization

Outline. EECS 3213 Fall Sebastian Magierowski York University. Review Passband Modulation. Constellations ASK, FSK, PSK.

Analog and Telecommunication Electronics

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

Local Oscillator Phase Noise and its effect on Receiver Performance C. John Grebenkemper

Basic Communication Laboratory Manual. Shimshon Levy&Harael Mualem

Digital Signal Processing Techniques

VHDL Implementation of High Performance Digital Up Converter Using Multi-DDS Technology For Radar Transmitters

Phase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution

CHAPTER. delta-sigma modulators 1.0

Receiver Architecture

PHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC.

Modulation in Telemetry Chapter 3

Advanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs

RF Signal Generators. SG380 Series DC to 2 GHz, 4 GHz and 6 GHz analog signal generators. SG380 Series RF Signal Generators

QAM Digital Communications

INF4420 Switched capacitor circuits Outline

Chapter 2 Architectures for Frequency Synthesizers

Complex Sounds. Reading: Yost Ch. 4

Data Conversion Circuits & Modulation Techniques. Subhasish Chandra Assistant Professor Department of Physics Institute of Forensic Science, Nagpur

SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter. Datasheet. Rev SignalCore, Inc.

An Investigation into the Effects of Sampling on the Loop Response and Phase Noise in Phase Locked Loops

Summary Last Lecture

EXPERIMENT WISE VIVA QUESTIONS

Chapter 7. Introduction. Analog Signal and Discrete Time Series. Sampling, Digital Devices, and Data Acquisition

DG5000 series Waveform Generators

Publication Number ATFxxB Series DDS FUNCTION WAVEFORM GENERATOR. User s Guide

TSEK02: Radio Electronics Lecture 2: Modulation (I) Ted Johansson, EKS, ISY

Efficiently simulating a direct-conversion I-Q modulator

Radio Receiver Architectures and Analysis

Analogue & Digital Telecommunications

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

TSEK02: Radio Electronics Lecture 2: Modulation (I) Ted Johansson, EKS, ISY

Digital Design Laboratory Lecture 7. A/D and D/A

Amplitude Modulation II

DESIGN AND IMPLEMENTATION OF QPSK MODULATOR USING DIGITAL SUBCARRIER

ArbStudio Arbitrary Waveform Generators

Transcription:

Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com May 2003

Contents I. Introduction to DDS II. III. IV. Fundamental DDS Architecture Spectral Characteristics DDS as a Building Block DDS Primer - May 2002 2

Introduction to DDS Definition of DDS: A digital technique for generating a sine wave from a fixed-frequency clock source. DDS Primer - May 2002 3

Introduction to DDS DDS advantages : The sine wave FREQUENCY is digitally tunable (typically with sub-hertz resolution). The sine wave PHASE is digitally adjustable, as well, with only a slight increase in circuit complexity. Since DDS is digital and the frequency & phase are determined numerically, there are NO ERRORS from drift due to temperature or aging of components. DDS Primer - May 2002 4

Introduction to DDS DDS restrictions : The output FREQUENCY must be less than or equal to 1/2 the clock source frequency. The sine wave AMPLITUDE is fixed. This can be modified by additional circuitry. Since the sine wave is digitally generated by using sampling techniques, the user must be willing to accept a certain amount of DISTORTION. That is, the sine wave is not spectrally pure. DDS Primer - May 2002 5

Fundamental DDS Architecture Basic DDS building blocks: Accumulator a digital block consisting of an adder with feedback Phase-to-Amplitude converter a digital block that converts digital phase values to digital amplitude values DAC (Digital-to-Analog Converter) a digital/analog hybrid that converts digital numbers to a scaled analog quantity (voltage or current) Converts the sampled sine wave generated by the digital blocks to a continuous (analog) signal. DDS Primer - May 2002 6

Fundamental DDS Architecture A Basic DDS Tuning Word IN N-bits Accumulator N-bits P-bits Angle to Amplitude Converter D-bits DAC Sampled Sine Wave CLOCK DDS Primer - May 2002 7

Fundamental DDS Architecture Sine Wave Synthesis Accumulator Tuning Word IN N-bits N-bits P-bits Angle to Amplitude Converter D-bits DAC Sampled Sine Wave - Amplitude + 2 N 2 P Phase Phase 0 0 Phase Truncated Phase Angle to Amplitude Quantized Amplitude Sampled Sine Wave Transformation DDS Primer - May 2002 8

Fundamental DDS Architecture The Phase Wheel Concept: 8 +1 C = 32 Accumulator capacity 5 4 3 Instantaneous value of the accumulator output. T = 5 N = 6 Tuning word value Accumulator bits 16 3T 2T T 7T P H A S E 6T 2 1 0 32 = 2 N = C 31 0 A M P L I T U D E 4T 5T For this particular case, one revolution around the phase wheel requires 6.4 clock cycles (C/T=6.4). 24-1 DDS Primer - May 2002 9

Fundamental DDS Architecture Determining the output frequency (F o ) of a DDS F o depends on 3 parameters: F s -- the DDS clock frequency C -- the accumulator capacity where C = 2 N T -- the tuning word value where 0 < T < C/2 Definition of frequency: f = δφ/δt (i.e., the derivative of phase w.r.t. time) DDS Primer - May 2002 10

Fundamental DDS Architecture DDS output frequency (cont d) δt is the duration of a DDS time step, namely 1/F s. δt = 1/F s δφ is the phase angle change in time interval, δt. Note that the tuning word is the amount by which the accumulator increments on each DDS time step (δt). Therefore, δφ is the ratio of the tuning word to the capacity of the accumulator (T/C). Since C=2 N, we have: δφ = T/ 2 N DDS Primer - May 2002 11

Fundamental DDS Architecture DDS output frequency (cont d) Combining these results gives the frequency (F o ) of the output sine wave as: F o = F s T/ 2 N DDS Primer - May 2002 12

Fundamental DDS Architecture How Many Phase Bits? Accumulator Tuning Word IN N-bits N-bits P-bits Angle to Amplitude Converter D-bits DAC Sampled Sine Wave CLOCK The AAC must generate amplitude values that are accurate to 1/2 LSB of the DAC. To accomplish this, P requires at least 4 more bits than the DAC DDS Primer - May 2002 13

Fundamental DDS Architecture Amplitude sin(θ) 1/2 LSB = 2 -(D+1) θ φ 0 2π DDS Primer - May 2002 14

DDS is a sampled data system Sampled nature of DAC output produces replicated spectra ( images ) of the output frequency. Zero-order-hold characteristic of the DAC causes the spectrum to be attenuated according to the SIN(x)/x (or SINC) envelope. DDS Primer - May 2002 15

Magnitude Spectral Consequences of Sampling Baseband Spectrum Continuous Spectrum 0 F max f Magnitude Baseband Spectrum image Sampled Spectrum (Ideal) image image 0 F s 2F s 3F s f F max Nyquist (F s /2 > F max ) DDS Primer - May 2002 16

Ideal sampled spectrum occurs when the sample pulses are infinitely narrow. That is, in the time domain the width of the sample pulses (T s ) approaches 0. If the sample pulses have finite width (T s > 0), then SIN(x)/x (or SINC) distortion occurs. In the frequency domain, the SINC envelope is characterized by lobes with null points at frequencies that are multiples of 1/T s. DDS Primer - May 2002 17

SINC Envelope sin(x)/x Magnitude SINC Envelope 0 1/T s 2/T s 3/T s 4/T s f DDS Primer - May 2002 18

In a DDS system, the DAC is clocked at the same rate as the accumulator. This is the DDS sample rate, F s. Thus, the minimum width of a sample pulse produced by the DAC is 1/F s, which is T s. This means that in a DDS, the nulls of the SINC envelope are coincident with multiples of the DDS sample rate. DDS Primer - May 2002 19

SINC Envelope Magnitude SINC Envelope 0 F s /2 F s 2F s 3F s 4F s f DDS Primer - May 2002 20

SUMMARY A DDS is a sampled system A sampled system produces images of the baseband spectrum at multiples of the sample rate. The finite pulse width resulting from the operation of the DAC distorts the spectrum by attenuating the baseband signal and its images based on the SINC envelope. DDS Primer - May 2002 21

The output of a basic DDS is a single tone (i.e., a sine wave at a specific frequency). Since the DDS is a sampled system, the actual output signal is the desired tone PLUS its images. The images must be filtered out in order to provide a spectrally pure sine wave. DDS Primer - May 2002 22

Magnitude Pure vs Synthesized Sine Wave F o : desired DDS output frequency F s : DDS clock frequency F o F s /2 F s 2F s 3F s 4F s Pure Sine Wave f Magnitude SINC Envelope 2F o Fundamental Image 2F o 2F o F o F s /2 F s 2F s 3F s 4F s Sampled Sine Wave 2F o f DDS Primer - May 2002 23

ODD and EVEN Nyquist Zones Magnitude Fundamental Image F o F s /2 F s 2F s 3F s 4F s f Nyquist Zone 1 2 3 4 5 6 7 8 etc. DDS Primer - May 2002 24

ODD and EVEN Nyquist Zones: A Nyquist zone spans a frequency range of F s /2. ODD zones A change in the frequency of the fundamental results in an equal change in frequency of the half image EVEN zones A change in frequency of the fundamental results in an equal but opposite (negative) change in the frequency of the half image DDS Primer - May 2002 25

Filtering the DDS Output Accumulator Tuning Word IN N-bits N-bits P-bits Angle to Amplitude Converter D-bits DAC Sampled Sine Wave RCF "Pure" Sine Wave Magnitude Reconstruction Low Pass Filter Reconstruction filter removes the unwanted images F o F s /2 F s 2F s 3F s 4F s f DDS Primer - May 2002 26

Additional artifacts in the DDS output spectrum: Phase truncation spurs DAC nonlinearity DAC switching noise DDS Primer - May 2002 27

Phase Truncation Spurs Phase Truncation Error (8-bit accumulator truncated to 5 bits with a tuning word of 6) 64 8 E3 E2 E1 128 16 0 0 24 192 DDS Primer - May 2002 28

Phase Truncation Spurs phase truncation spurs Rigorous analysis is beyond the scope of this presentation. However, a practical explanation follows. DDS Primer - May 2002 29

Phase Truncation Spurs The spectral characteristics of phase error are rooted in the time domain behavior of the truncated phase bits. The behavior of the truncated phase bits can be thought of as a mini-accumulator of width B with an initial tuning word that is composed of only those bit locations that are truncated. DDS Primer - May 2002 30

Phase Truncation Spurs B T = 0 0 1 0 1 0 1 0 0 0 0 1 0 0 1 1 1 1 0 0 T 20 Accumulator 20 8 Angle to Amplitude Converter DAC Ideal Synthesizer T 20 Accumulator 20 20 Angle to Amplitude Converter DAC Noise Source B 12 Accumulator 12 12 Angle to Amplitude Converter Scaler DAC DDS Primer - May 2002 31

Phase Truncation Spurs The noise source is what generates the phase truncation spurs. The behavior of the noise accumulator is analogous to that of the ideal accumulator, but with its own tuning word. The phase error accumulates up to the CAPACITY of the noise accumulator. At which point it rolls over and the accumulating process resumes. DDS Primer - May 2002 32

Phase Truncation Spurs Phase Error Sawtooth for an Arbitrary Tuning Word "Noise" Accumulator Value Period of Sawtooth 2 B Repetition begins here 0 0 Clock "Tics" Grand Repitition Rate (GRR) DDS Primer - May 2002 33

Phase Truncation Spurs Not to worry... A properly designed DDS forces the magnitude of the largest truncation error spur to be less than the 1/2 LSB error of the DAC. Truncation spur energy is comparable to the energy contained in the integrated DAC noise floor. DDS Primer - May 2002 34

DAC Nonlinearity An ideal DAC translates the digital codes at the input to output levels along a straight line. Normalized Output Level 1 0.5 0 0 4 8 12 16 20 24 28 32 Input Code DDS Primer - May 2002 35

DAC Nonlinearity A typical DAC tends to deviate from a straight line. This nonlinearity leads to harmonic distortion. Normalized Output Level 1 0.5 Output levels deviate from straight line 0 0 4 8 12 16 20 24 28 32 Input Code DDS Primer - May 2002 36

DAC Nonlinearity The nonlinear transfer function produces harmonics of the fundamental which are aliased into the first Nyquist zone. First, consider the UNSAMPLED spectrum, below. Magnitude Fundamental 2nd harmonic 3rd harmonic etc... f F o F s /2 F s 2F s 3F s Harmonic Distortion (unsampled system) DDS Primer - May 2002 37

DAC Nonlinearity Since the DAC is a sampled system, the harmonics must be mapped into the Nyquist region. Magnitude -Nyquist Nyquist Negative image of fund. and 2nd harmonic Fundamental 2nd harmonic is in-band and NOT aliased in this example mapped harmonics (aliases) unmapped harmonics 0 F s 2F s 3F s Sampling Maps Harmonics Into the Nyquist Region f DDS Primer - May 2002 38

DAC Nonlinearity Sampling causes images of the Nyquist region to appear at multiples of F s. (Attenuation due to the SINC envelope is not shown) -Nyquist Magnitude Nyquist 0 F s 2F s 3F s f Nyquist Region is Imaged at Multiples of F s DDS Primer - May 2002 39

DAC Switching Noise High slew rate of digital signals internal to the DAC leads to noise transients being coupled to the DAC output pin(s). Other high speed signals in close proximity to the DAC from digital circuits on the same silicon die can also couple into the DAC. This results in high speed switching transients appearing at the DAC output as a source of noise and further degrades overall performance. DDS Primer - May 2002 40

DDS as a Building Block The fact that a DDS internally generates a digital sinusoidal wave can be used to great advantage. Combining the digital DDS core with additional signal processing blocks makes possible: Frequency agile clock generators Frequency and/or Phase agile modulators FSK, PSK, QPSK, n-qam, OFDM Frequency swept (chirp) modulators DDS Primer - May 2002 41

DDS as a Building Block Clock Generator A DDS-based Clock Generator Frequency Reference Clock IN (f) PLL (M) SINEWAVE: - High frequency resolution - Programmable Tuning Word DDS Core (digital) M x f COS SIN DAC Reconst Filter DC Reference COMPARATOR Clock OUT CLOCK: - Precise frequency - Low jitter DDS Primer - May 2002 42

DDS as a Building Block Digital Modulator A DDS-based modulator requires some additional digital signal processing blocks: Digital multipliers Digital adders Input logic to accept digital modulation data Data rate translator (optional) DDS Primer - May 2002 43

DDS as a Building Block Digital Modulator FSK Modulator Frequency Reference Clock IN (f) PLL (M) M x f Tuning Word #1 (f 1 ) Tuning Word #2 (f 2 ) 0 MUX 1 DDS Core (digital) COS SIN DAC FSK Out FSK Data (0,1) f 2 f 1 DDS Primer - May 2002 44

DDS as a Building Block Digital Modulator PSK Modulator Frequency Reference Clock IN (f) PLL (M) 0 0 MUX Phase Offset M x f Shifted Phase Phase Word PSK Data (0,1) 1 Accum DDS Core AAC COS SIN DAC PSK Out Normal Phase Tuning Word DDS Primer - May 2002 45

DDS as a Building Block Digital Modulator Quadrature Modulator Frequency Reference Clock IN (f) PLL (M) M x f Tuning Word (carrier=ω c ) DDS Core (digital) SIN(ω c ) COS(ω c ) "I" Signal "Q" Signal DAC Modulated Output Sampler Digital Modulator DDS Primer - May 2002 46

DDS as a Building Block Quadrature Modulation Rule The modulation signal (I/Q) must be sampled at the same rate as the DDS clock. If the modulation signal is sampled at a rate lower than the DDS clock, then rate up-conversion (interpolation) is required to synchronize the sampled modulation data with the sampled carrier (the DDS output). Furthermore, the DDS and modulation data sample rates should have, at the very least, a rational ratio (i.e., P/Q where P and Q are integers). An integer ratio offers better hardware efficiency than a rational ratio. A power-of-2 ratio is the most hardware efficient of all. DDS Primer - May 2002 47

DDS as a Building Block Digital Modulator Quadrature Up-Converter Frequency Reference Clock IN (f) PLL (M) M x f P/Q Tuning Word (carrier=ω c ) DDS Core (digital) Input Clock Output Clock SIN(ω c ) COS(ω c ) Digitized "I" Data Digitized "Q" Data DAC Modulated Output Interpolator Digital Modulator DDS Primer - May 2002 48

DDS as a Building Block Chirp Modulator Chirp Modulator: A form of FM (frequency modulation) Requires the output signal to start at one frequency and gradually sweep to another. For a DDS, this means repeatedly changing the tuning word value from a value of T 1 to T 2 with a step size ( T) such that the sweep time requirement is met. A dual-accumulator DDS effectively accomplishes the frequency sweep function. DDS Primer - May 2002 49

DDS as a Building Block Chirp Modulator Frequency Reference Clock IN (F s ) PLL (M) STOP Frequency Tuning Word STOP Logic M x F s DELTA Frequency Tuning Word Accum #2 f Tuning Word Accum #1 AAC COS SIN DAC CHIRP Out DDS Core STEP RATE Clock START Frequency Tuning Word DDS Primer - May 2002 50