HA-4741 Data Sheet July 24 FN2922. Quad, 3.MHz, Operational Amplifier HA-4741, which contains four amplifiers on a monolithic chip, provides a new measure of performance for general purpose operational amplifiers. Each amplifier in the HA-4741 has operating specifications that equal or exceed those of the 741-type amplifier in all categories of performance. HA-4741 is well suited to applications requiring accurate signal processing by virtue of its low values of input offset voltage (.mv), input bias current (6nA) and input voltage noise (9nV/ Hz at 1kHz). 3.MHz bandwidth, coupled with high open-loop gain, allow the HA-4741 to be used in designs requiring amplification of wide band signals, such as audio amplifiers. Audio application is further enhanced by the HA-4741 s negligible output crossover distortion. These excellent dynamic characteristics also make the HA-4741 ideal for a wide range of active filter designs. Performance integrity of multi-channel designs is assured by a high level of amplifier-to-amplifier isolation (69dB at 1kHz). A wide range of supply voltages (±2V to ±2V) can be used to power the HA-4741, making it compatible with almost any system including battery-powered equipment. HA-4741/883 product and data sheets available upon request. Ordering Information PART NUMBER TEMP. RANGE ( C) PACKAGE PKG. DWG. # HA1-4741-2 - to 12 14 Ld CERDIP F14.3 HA3-4741- to 7 14 Ld PDIP E14.3 Features Slew Rate............................... 1.6V/µs Bandwidth.............................. 3.MHz Input Voltage Noise...................... 9nV/ Hz Input Offset Voltage.........................mV Input Bias Current.......................... 6nA Supply Range........................ ±2V to ±2V No Crossover Distortion Standard Quad Pinout Applications Universal Active Filters D3 Communications Filters Audio Amplifiers Battery-Powered Equipment Pinout OUT1 HA-4741 (PDIP, CERDIP) TOP VIEW -IN1 +IN1 V+ +IN2 -IN2 OUT2 1 2 3 4 6 7 - + + - 1 4 2 3 - + + - 14 13 12 11 1 9 8 OUT4 -IN4 +IN4 V- +IN3 -IN3 OUT3 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 321-724-7143 Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Harris Corporation 199, 1993, 1996, 1998. Copyright Intersil Americas Inc. 23, 24. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.
Absolute Maximum Ratings T A = 2 C Unless Otherwise Stated Supply Voltage Between V+ and V- Terminals............. 4V Differential Input Voltage.............................. 3V Input Voltage................................... V SUPPLY Output Short Circuit Duration (Note 3)................ Indefinite Operating Conditions Temperature Range: HA-4741-2.............................. - C to 12 C HA-4741-................................. C to 7 C Thermal Information Thermal Resistance (Typical, Note 2) θ JA ( C/W) θ JC ( C/W) CERDIP Package................. 9 3 PDIP Package................... 17 N/A Maximum Junction Temperature (Ceramic Package, Note 1).... 17 C Maximum Junction Temperature (Plastic Packages, Note 1).....1 C Maximum Storage Temperature Range......... -6 C to 1 C Maximum Lead Temperature (Soldering 1s)............ 3 C (Lead Tips Only) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTES: 1. Maximum power dissipation, including output load, must be designed to maintain junction temperature below 17 C for the ceramic package, and below 1 C for the plastic packages. 2. θ JA is measured with the component mounted on an evaluation PC board in free air. 3. One amplifier may be shorted to ground indefinitely. Electrical Specifications V SUPPLY = ±1V, Unless Otherwise Specified PARAMETER TEST CONDITIONS TEMP. ( C) HA-4741-2 HA-4741- MIN TYP MAX MIN TYP MAX UNITS INPUT CHARACTERISTICS Offset Voltage 2 -. 3-1 mv Full - 4-4 6. mv Average Offset Voltage Drift Full - - - - µv/ C Bias Current 2-6 2-6 3 na Full - - 32 - - 4 na Offset Current 2-1 3-3 na Full - - 7 - - 1 na Common Mode Range Full ±12 - - ±12 - - V Differential Input Resistance 2 -. - -. - MΩ Input Voltage Noise f = 1kHz 2-9 - - 9 - nv/ Hz TRANSFER CHARACTERISTICS Large Signal Voltage Gain V OUT = ±1V, R L = 2kΩ 2 1-2 - kv/v Full 2 - - 1 - - kv/v Common Mode Rejection Ratio 2 8 9-8 9 - db Full 74 - - 74 - - db Channel Separation (Note 4) 2 66 69-66 69 - db Small Signal Bandwidth 2 2. 3. - 2. 3. - MHz OUTPUT CHARACTERISTICS Output Voltage Swing R L = 1kΩ Full ±12 ±13.7 - ±12 ±13.7 - V Output Voltage Swing R L = 2kΩ Full ±1 ±12. - ±1 ±12. - V Full Power Bandwidth (Notes, 6) 2-2 - - 2 - khz Output Current V OUT = ±1V Full ± ±1 - ± ±1 - ma Output Resistance 2-3 - - 3 - Ω 2
Electrical Specifications V SUPPLY = ±1V, Unless Otherwise Specified (Continued) PARAMETER TEST CONDITIONS TEMP. ( C) HA-4741-2 HA-4741- MIN TYP MAX MIN TYP MAX UNITS TRANSIENT RESPONSE R L = 2kΩ, C L = pf Rise / Fall Time V OUT = to ±2mV 2-7 14-7 14 ns Overshoot 2-2 4-2 4 % Slew Rate V OUT = ±V 2 - ±1.6 - - ±1.6 - V/µs POWER SUPPLY CHARACTERISTICS Supply Current 2-4. - 7 ma Power Supply Rejection Ratio V S = ±V Full 8 9-8 9 - db NOTES: 4. Referred to input; f = 1kHz, R S = 1kΩ, V IN = 1mV PEAK.. V OUT = ±1V, R L = 2kΩ. 6. Full power bandwidth guaranteed based upon slew rate measurement: FPBW = S.R./2π V PEAK. Test Circuit and Waveforms + - V OUT V IN pf 2kΩ FIGURE 1. SMALL AND LARGE SIGNAL TEST CIRCUIT +V INPUT 2mV -V +V OUTPUT -V Volts = V/Div., Time = µs/div. FIGURE 2. LARGE SIGNAL RESPONSE Volts = 4mV/Div., Time = 1ns/Div. FIGURE 3. SMALL SIGNAL RESPONSE 3
Schematic Diagram V+ R 1 3K Q 1 Q 2 Q 3 +V IN Q 13 Q 1 -V IN Q4 Q Q 12 R 6 8 R 8 1 R 7 8 V OUT T 1 Q 7 C 1 Q1 R 3K Q 14 Q 6 D 1 Q 8 R 2 12.6K R 3 18K Q 9 R 4 2K Q 11 V- Typical Performance Curves V SUPPLY = ±1V, T A = 2 C, Unless Otherwise Specified OPEN-LOOP VOLTAGE GAIN (db) 11 1 9 8 7 6 4 3 2 GAIN PHASE R L = 2K C L = pf 1 18-1 1 1 1 1K 1K 1K 1M 1M FREQUENCY (Hz) 4 9 13 PHASE (DEGREES) OUTPUT VOLTAGE SWING (V P-P ) 3 1 1..1 V O = 28V V O = 18V V O = 8V V O = 2V V S = ±1V V S = ±1V V S = ±V V S = ±2V (VOLTAGE FOLLOWER) R L = C L = pf 1 1K 1K 1K 1M FREQUENCY (Hz) FIGURE 4. OPEN LOOP FREQUENCY RESPONSE FIGURE. OUTPUT VOLTAGE SWING vs FREQUENCY NORMALIZED AC PARAMETERS REFERRED TO VALUE AT ±1V 1.1 1..9.8.7 SLEW RATE BANDWIDTH BANDWIDTH ± ±1 ±1 ±2 SUPPLY VOLTAGE (V) FIGURE 6. NORMALIZED AC PARAMETERS vs SUPPLY VOLTAGE NORMALIZED VALUE REFERRED TO 2 C 1.2 1.1 1..9 SLEW RATE.8 - -2 2 7 1 12 TEMPERATURE ( C) BANDWIDTH FIGURE 7. NORMALIZED AC PARAMETERS vs TEMPERATURE 4
Typical Performance Curves V SUPPLY = ±1V, T A = 2 C, Unless Otherwise Specified (Continued) INPUT NOISE VOLTAGE (nv/ Hz) 3 3 2 2 1 1 VOLTAGE NOISE CURRENT NOISE 1.4 1.2 1..8.6.4.2 INPUT NOISE CURRENT (pa/ Hz) PHASE MARGIN (DEGREES) 7 6 4 3 2 1 R L = 2K 7 6 4 3 2 1 UNITY GAIN BANDWIDTH (MHz) 1 1 1K 1K 1K FREQUENCY (Hz) FIGURE 8. INPUT NOISE vs FREQUENCY 1 1 1 1, 1, LOAD CAPACITANCE (pf) FIGURE 9. SMALL SIGNAL BANDWIDTH AND PHASE MARGIN vs LOAD CAPACITANCE 3 1 OUTPUT VOLTAGE (V P-P ) 2 2 1 1 CURRENT (na) 8 6 4 2 OFFSET CURRENT BIAS CURRENT 1 1K 1K 1K LOAD RESISTANCE (Ω) - -2 2 7 1 12 TEMPERATURE ( C) FIGURE 1. MAXIMUM OUTPUT VOLTAGE SWING vs LOAD RESISTANCE FIGURE 11. INPUT BIAS AND OFFSET CURRENT vs TEMPERATURE 2 POWER CONSUMPTION (mw) 16 12 8 4 V S = ±1 V S = ±1 V S = ± - -2 2 7 1 12 TEMPERATURE ( C) FIGURE 12. POWER CONSUMPTION vs TEMPERATURE
Die Characteristics DIE DIMENSIONS: 87 mils x 7 mils x 19 mils 221µm x 191µm x 483µm METALLIZATION: Type: Al, 1% Cu Thickness: 16kÅ ±2kÅ PASSIVATION: Type: Nitride (Si 3 N 4 ) over Silox (SiO 2, % Phos.) Silox Thickness: 12kÅ ±2kÅ Nitride Thickness: 3.kÅ ±1.kÅ SUBSTRATE POTENTIAL (POWERED UP): V- TRANSISTOR COUNT: 72 PROCESS: Junction Isolated Bipolar/JFET Metallization Mask Layout HA-4741 -IN4 +IN4 V- +IN3 -IN3 OUT4 OUT3 OUT1 OUT2 -IN1 +IN1 V+ +IN2 -IN2 6
Ceramic Dual-In-Line Frit Seal Packages (CERDIP) BASE PLANE SEATING PLANE S1 b2 ccc M bbb S b C A - B C A - B S D A A e D S NOTES: 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer s identification shall not be used as a pin one identification mark. 2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied. 3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. 4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.. This dimension allows for off-center lid, meniscus, and glass overrun. 6. Dimension Q shall be measured from the seating plane to the base plane. 7. Measure dimension S1 at all four corners. 8. N is the maximum number of terminal positions. 9. Dimensioning and tolerancing per ANSI Y14.M - 1982. 1. Controlling dimension: INCH. E L M c1 ea/2 S D S aaa M C A - B LEAD FINISH BASE METAL b1 M (b) SECTION A-A -D- -A- Q -C- A -Bα S ea c D S (c) F14.3 MIL-STD-183 GDIP1-T14 (D-1, CONFIGURATION A) 14 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A -.2 -.8 - b.14.26.36.66 2 b1.14.23.36.8 3 b2.4.6 1.14 1.6 - b3.23.4.8 1.14 4 c.8.18.2.46 2 c1.8.1.2.38 3 D -.78-19.94 E.22.31.9 7.87 e.1 BSC 2.4 BSC - ea.3 BSC 7.62 BSC - ea/2.1 BSC 3.81 BSC - L.12.2 3.18.8 - Q.1.6.38 1.2 6 S1. -.13-7 α 9 o 1 o 9 o 1 o - aaa -.1 -.38 - bbb -.3 -.76 - ccc -.1 -.2 - M -.1 -.38 2, 3 N 14 14 8 Rev. 4/94 7
Dual-In-Line Plastic Packages (PDIP) INDEX AREA BASE PLANE SEATING PLANE D1 B1 -C- -A- N 1 2 3 N/2 B D e D1 E1 NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per ANSI Y14.M-1982. 3. Symbols are defined in the MO Series Symbol List in Section 2.2 of Publication No. 9. 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed.1 inch (.2mm). 6. E and e A are measured with the leads constrained to be perpendicular to datum -C-. 7. e B and e C are measured at the lead tips with the leads unconstrained. e C must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed.1 inch (.2mm). 9. N is the maximum number of terminal positions. 1. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of.3 -.4 inch (.76-1.14mm). -B- A1.1 (.2) M C A A2 L B S A e C E C L e A C e B E14.3 (JEDEC MS-1-AA ISSUE D) 14 LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX NOTES A -.21 -.33 4 A1.1 -.39-4 A2.11.19 2.93 4.9 - B.14.22.36.8 - B1.4.7 1.1 1.77 8 C.8.14.24.3 - D.73.77 18.66 19.68 D1. -.13 - E.3.32 7.62 8.2 6 E1.24.28 6.1 7.11 e.1 BSC 2.4 BSC - e A.3 BSC 7.62 BSC 6 e B -.43-1.92 7 L.11.1 2.93 3.81 4 N 14 14 9 Rev. 12/93 All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9 quality systems. Intersil Corporation s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 8