Target Impedance and Rogue Waves

Similar documents
Target Impedance and Rogue Waves Panel discussion

Engineering the Power Delivery Network

Design of the Power Delivery System for Next Generation Gigahertz Packages

How to Design a PDN for Worst Case?

System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing

Application Note 0006

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems

Basic Concepts C HAPTER 1

PDN Application of Ferrite Beads

Wideband On-die Power Supply Decoupling in High Performance DRAM

Systematic Estimation of Worst-Case PDN Noise Target Impedance and Rogue Waves

Probe Considerations for Low Voltage Measurements such as Ripple

Decoupling capacitor uses and selection

Decoupling capacitor placement

FPGA Design for Signal and Power Integrity

Quick guide to Power. V1.2.1 July 29 th 2013

P R E F A C E The Focus of This Book xix

Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it.

Di/dt Mitigation Method in Power Delivery Design & Analysis

Active and Passive Techniques for Noise Sensitive Circuits in Integrated Voltage Regulator based Microprocessor Power Delivery

Controlling Input Ripple and Noise in Buck Converters

Effect of Aging on Power Integrity of Digital Integrated Circuits

Learning the Curve BEYOND DESIGN. by Barry Olney

LIMITATIONS IN MAKING AUDIO BANDWIDTH MEASUREMENTS IN THE PRESENCE OF SIGNIFICANT OUT-OF-BAND NOISE

Dual, Current Feedback Low Power Op Amp AD812

Transient Load Tester for Time Domain PDN Analysis. Ethan Koether (Oracle) Istvan Novak (Oracle)

High Voltage Off-Line Linear Regulator by Jimes Lei, Applications Engineering Manager

Sample Question Paper

PRINCIPLES OF POWER INTEGRITY FOR PDN DESIGN SIMPLIFIED

Application Guidelines for Non-Isolated Converters AN Input Filtering for Austin Lynx Series POL Modules

Filters and Ring Core Chokes

Impact of On-Chip Multi-Layered Inductor on Signal and Power Integrity of Underlying Power-Ground Net

The practicalities of measuring fast switching currents in power electronics using Rogowski probes

Core Technology Group Application Note 6 AN-6

Improved Second Source to the EL2020 ADEL2020

Reduce Load Capacitance in Noise-Sensitive, High-Transient Applications, through Implementation of Active Filtering

Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis

A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping

Shock sensor PKGS series Application manual of peripheral circuit Feb. 3, 2003 Example circuit for charge sensitivity type shock sensor.

Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Four-Channel Sample-and-Hold Amplifier AD684

HA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout

The Facts about the Input Impedance of Power and Ground Planes

The Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest

EFFECT OF INTEGRATION ERROR ON PARTIAL DISCHARGE MEASUREMENTS ON CAST RESIN TRANSFORMERS. C. Ceretta, R. Gobbo, G. Pesavento

LM2935 Low Dropout Dual Regulator

High Speed Design Issues and Jitter Estimation Techniques. Jai Narayan Tripathi

Power Plane and Decoupling Optimization. Isaac Waldron

Week 8 AM Modulation and the AM Receiver

Minimizing Input Filter Requirements In Military Power Supply Designs

VLSI is scaling faster than number of interface pins

Chapter 13 Oscillators and Data Converters

DesignCon Panel discussion: What is New in DC-DC Converters? V. Joseph Thottuvelil GE Energy Chris Young Intersil Zilker Labs

Transient Load Tester for Time Domain PDN Validation

Relay Protection of EHV Shunt Reactors Based on the Traveling Wave Principle

v o v an i L v bn V d Load L v cn D 1 D 3 D 5 i a i b i c D 4 D 6 D 2 Lecture 7 - Uncontrolled Rectifier Circuits III

TAKE THE MYSTERY OUT OF PROBING. 7 Common Oscilloscope Probing Pitfalls to Avoid

How to Design Good PDN Filters

Signal Integrity Design of TSV-Based 3D IC

Designers Series XII. Switching Power Magazine. Copyright 2005

Core Technology Group Application Note 1 AN-1

PDS Impact for DDR Low Cost Design

Part I: Dynamic Characterization of DC-DC Converters from a System's Perspective

VXR S SERIES 1.0 DESCRIPTION 1.1 FEATURES 1.2 COMPLIANCE 1.3 PACKAGING 1.4 SIMILAR PRODUCTS AND ACCESSORIES

MP6901 Fast Turn-off Intelligent Controller

IEEE CX4 Quantitative Analysis of Return-Loss

VXR D SERIES HIGH RELIABILITY COTS DC-DC CONVERTERS

Operational Amplifier BME 360 Lecture Notes Ying Sun

LC 2 MOS 5 Ω RON SPST Switches ADG451/ADG452/ADG453

DesignCon FPGA I/O Timing Variations Due to Simultaneous Switching Outputs. Zhe Li, Altera Corporation

EUA W/CH Stereo Filter-less Class-D Audio Power Amplifier with Auto-Recovery

Fixing Antenna Problem by Dynamic Diode Dropping and Jumper Insertion

Power integrity is more than decoupling capacitors The Power Integrity Ecosystem. Keysight HSD Seminar Mastering SI & PI Design

PHYS 235: Homework Problems

Features. Applications

VXR D SERIES 1.0 DESCRIPTION 1.1 FEATURES 1.2 COMPLIANCE 1.3 PACKAGING 1.4 SIMILAR PRODUCTS AND ACCESSORIES

DATASHEET VXR S SERIES

Background (What Do Line and Load Transients Tell Us about a Power Supply?)

Single Supply, Low Power Triple Video Amplifier AD813

Lab 10: Single Supply Amplifier

Midterm Next Week. Midterm next week in lab. Duration: 1 hour (2-3pm)

Principles for Controlling Harmonics

CHAPTER 2 A SERIES PARALLEL RESONANT CONVERTER WITH OPEN LOOP CONTROL

Lecture 8 Amplifiers (Basics)

R5 4.75k IN OUT GND 6.3V CR1 1N4148. C8 120pF AD8517. Figure 1. SSTL Bus Termination

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

Keysight Technologies Simulating FPGA Power Integrity Using S-Parameter Models. Application Note

VI TELEFILTER Resonator specification TFR 868D 1/5

KM4110/KM mA, Low Cost, +2.7V & +5V, 75MHz Rail-to-Rail Amplifiers

MP6902 Fast Turn-off Intelligent Controller

ECE 497 JS Lecture 16 Power Distribution

150V N-Channel Trench MOSFET

Electrical and Thermal Consequences of Non-Flat Impedance Profiles

AC Current Probes CT1 CT2 CT6 Data Sheet

UNISONIC TECHNOLOGIES CO., LTD

Recommended crystal unit/ resonator. Fundamental, Fundamental, 3rd overtone, SAW. 80 to A1N No 2.5. SAW 110 to B1N

Ultra-Wideband Antenna Simulations. Stanley Wang Prof. Robert W. Brodersen January 8, 2002

Simulating Inductors and networks.

Simulating FPGA Power Integrity Using S-Parameter Models

Transcription:

TITLE Target Impedance and Rogue Waves Larry Smith (Qualcomm) Image

Target Impedance and Rogue Waves Larry Smith (Qualcomm)

Larry Smith Principal Power Integrity Engineer, Qualcomm Larrys@qti.qualcomm.com SPEAKERS Larry D. Smith is a Principal Power Integrity Engineer at Qualcomm. Prior to joining Qualcomm in 2011, he worked at Altera from 2005 to 2011 and Sun Microsystems from 1996 to 2005 where he did development work in the field of signal and power integrity. Before this, he worked at IBM in the areas of reliability, characterization, failure analysis, power supply and analog circuit design, packaging and signal integrity. Mr. Smith received the BSEE degree from Rose-Hulman Institute of Technology and the MS degree in material science from the University of Vermont. He has more than a dozen patents and has authored numerous journal and conference papers.

Target Impedance is not a law or even a specification target Vdd tolerance 1.2 V 0.05 = = = 10 mohm I I 7A 2A max min target is a reference line drawn across frequency gives you a basis for evaluating PDNs A PDN that significantly exceeds target Is in danger of performance problems A PDN significantly below the target Probably costs more than necessary target is a function of frequency if Tolerance = f (frequency) Transient = f (frequency)

What is expected from a PDN that meets target impedance? Frequency Domain System Properties Resonant Frequency Characteristic impedance ( ) f0 = 1/ 2π LC = 100MHz 0 = L / C = 32mΩ 1V Q-factor Impedance Peak Time Domain Step Response Desire 0 < target q- factor = / R = L / C / R = 3.15 0 L / C peak 0i q-factor = = 100mΩ R target(0) 1V 5% = = 32 mω 1.55A target (Peak) Expect 5% droop with 1.55A step current 1V 5% = 50mV Time Domain Resonance Response Desire peak < target target(peak) 1V 5% = = 100 mω 0.5A target (0) 0 Expect ± 3.2% p-p with 0.5A resonance current 4 1V 5% = 63.7mV p-p π

Time domain simulation for Target Impedance Step response 1 st 100 ns 1.55 Amps current step Droop is exactly 50 mv (5% of 1V) 0 and target were identical 32 mω Resonance response 100 to 200 ns 0.5 Amps current steps at resonant frequency P-P voltage builds up to 65 mv Maximum droop is 43 mv (4.3% of 1V) peak and target were identical Expectations for Target Impedance Characteristic Impedance 0 meets target PDN will support step current of I transient 1.55 Amps for this PDN Peak Impedance meets target PDN will support resonant current of I transient 0.5 Amps for this PDN I transient = 1.55A target = 0 = 32 mω I transient = 0.5A target = 100 mω for a single dominant impedance peak

What if there is more than one resonant peak? A good PDN design only has 1 dominant impedance peak This is economically necessary Use good PDN design to flatten out all other peaks Rogue waves are possible with 3 peaks superimpose energy from one resonant peak upon another 3 peaks at target = 50 mω 1 MHz 10 MHz 100 MHz Q-factor = 4 target Vdd tolerance 1.0 V 0.05 = = = 50 mohm I I 1A max min

Each resonant peak alone is well behaved Stimulate each resonant frequency, one at a time Current range is 0 to 1 Amp PDN has memory Energy from previous events ring out in time 1 MHz 10 MHz 100 MHz 31 mv droop 33 mv droop 38 mv droop

Superposition of resonant waveforms target Vdd tolerance 1.0V 0.05 = = = 50 mohm I I 1A max min Start energy in next resonant peak before the first resonance dies out 31 mv droop from 1 MHz resonance, 3.1% (m4) Stimulation of 2 resonant peaks 52 mv droop, 5.2% (m5) Stimulation of 3 resonant peaks 7% droop 70 mv droop, 7% (m6) technically violates 5% voltage tolerance assumed in _target calculation Extremely low probability event Difficult to fully stimulate 1 st resonant frequency Must fully stimulate 2 nd resonant frequency at just the right phase Then fully stimulate 3 rd resonant frequency at just the right phase 31 mv droop 52 mv droop 70 mv droop

Management of rogue waves Strive for flat PDN impedance profiles Multiple high q-factor resonant peaks enable rogue waves Economics almost requires that we have one high impedance peak Between on-die capacitance and package inductance Steve Weir referred to this as Bandini Mountain Dont allow any others Even if we have 3 high q-factor resonant peaks, it is very difficult to stimulate them Very low probability event A fully stimulated 3 peak PDN with q-factor 4 Only produced 7% droop When target impedance was based on 5% tolerance Rogue waves are interesting but are not very harmful

Thank you! --- QUESTIONS?