Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Similar documents
Comparison of Time Domain and Statistical IBIS-AMI Analyses

INTRODUCTION TO IBIS-AMI. Todd Westerhoff, SiSoft Mike LaBonte, SiSoft Walter Katz, SiSoft

IBIS-AMI Terminology Overview

Two for One: SerDes Flows for AMI Model Development

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

IBIS-AMI Correlation and BIRD Update

Two for One: Leveraging SerDes Flows for AMI Model Development

IBIS-AMI Modeling Recommendations European IBIS Summit 2010

Building IBIS-AMI Models from Datasheet Specifications

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

Efficient End-to-end Simulations

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

IBIS 5.0 AMI Basic Principles. Basis for existing models and existing flows

Asian IBIS Summit, Tokyo, Japan

Building IBIS-AMI Models From Datasheet Specifications

EDI CON USA Addressing DDR5 design challenges with IBIS-AMI modeling techniques. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

DesignCon Applying IBIS-AMI techniques to DDR5 analysis. Todd Westerhoff, SiSoft Doug Burns, SiSoft Eric Brock, SiSoft

Extending IBIS-AMI to Support Back-Channel Communications DesignCon IBIS Summit February 3, 2011 Santa Clara, CA

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Statistical Link Modeling

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

DesignCon Comparison of Two Statistical Methods for High Speed Serial Link Simulation

Getting the Most from IBIS-AMI: Tips & Secrets from the Experts

56+ Gb/s Serial Transmission using Duobinary Signaling

IBIS-AMI: New Users, New Uses

DesignCon IBIS-AMI Modeling and Simulation of 56G PAM4 Link Systems. Hongtao Zhang, Xilinx Inc.

New SI Techniques for Large System Performance Tuning

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

OIF CEI 6G LR OVERVIEW

DesignCon 2010 Predicting BER with IBIS-AMI: experiences correlating SerDes simulations and measurement

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

Creating Broadband Analog Models for SerDes Applications

To learn fundamentals of high speed I/O link equalization techniques.

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

Demonstration of SerDes Modeling using the Algorithmic Model Interface (AMI) Standard

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

Jitter analysis with the R&S RTO oscilloscope

TITLE. Novel Methodology of IBIS-AMI Hardware Correlation using Trend and Distribution Analysis for high-speed SerDes System

Ansoft Designer with Nexxim. Statistical Eye Capabilities

CAUI-4 Chip Chip Spec Discussion

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

ECEN720: High-Speed Links Circuits and Systems Spring 2017

EQUALIZERS. HOW DO? BY: ANKIT JAIN

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Studies on FIR Filter Pre-Emphasis for High-Speed Backplane Data Transmission

Equalizations for multi-level signal

Effect of Power Noise on Multi-Gigabit Serial Links

Keysight Technologies IBIS-AMI Modeling of Asynchronous High Speed Link Systems

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

Analysis and Decomposition of Duty Cycle Distortion from Multiple Sources

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

Keysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A. Application Note

ECEN 720 High-Speed Links: Circuits and Systems

Multi-Gigabit Serial Link Simulation with Xilinx 7 Series FPGA GTX Transceiver IBIS-AMI Models

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

40 AND 100 GIGABIT ETHERNET CONSORTIUM

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Ultrascale DDR4 De-emphasis and CTLE Feature Optimization with Statistical Engine for BER Specification

Analyze and Optimize 32- to 56- Gbps Serial Link Channels

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Understanding the Transition to Gen4 Enterprise & Datacenter I/O Standards:

A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer

ECEN620: Network Theory Broadband Circuit Design Fall 2012

Real Time Jitter Analysis

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

Jitter in Digital Communication Systems, Part 1

SERDES High-Speed I/O Implementation

Chip-to-module far-end TX eye measurement proposal

All About the Acronyms: RJ, DJ, DDJ, ISI, DCD, PJ, SJ, Ransom Stephens, Ph.D.

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

High-speed Serial Interface

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

ECEN 720 High-Speed Links Circuits and Systems

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

100 Gb/s: The High Speed Connectivity Race is On

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems

Preliminary COM results for two reference receiver models

Virtex-5 FPGA RocketIO GTX Transceiver IBIS-AMI Signal Integrity Simulation Kit User Guide

SAS-2 6Gbps PHY Specification

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

Serial Data Transmission

25Gb/s Ethernet Channel Design in Context:

A possible receiver architecture and preliminary COM Analysis with GEL Channels

SV2C 28 Gbps, 8 Lane SerDes Tester

For IEEE 802.3ck March, Intel

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

Physical Layer Tests of 100 Gb/s Communications Systems. Application Note

PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE

EE3723 : Digital Communications

Transcription:

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft Asian IBIS Summit 2017 Taipei, ROC November 15, 2017 9 Combinations of TX and RX Model Types AMI file has: GetWave_Exists = True Best for bit-by-bit simulation Init_Returns_Impulse = True Best for statistical analysis 3 types: Init-only, GetWave-only, Dual 3 TX * 3 RX = 9 combinations Nov 2017 IBIS-AMI Analysis Comparison 2

Simulation limitations Correct equalization of TX and RX modeled Correct equalization of TX and RX modeled: Assumes no adaptation in TX Assumes Static RX Equalization is a good representation of the RX: No adaptation Assumes Static RX EQ is a good representation of the RX: No Adaptation, Requires advanced math capabilities in Simulator Equalization data is missing Case # TX RX Statistical Time Domain 1 Init Model Only Init Model Only OK Static TX EQ, Static RX EQ 2 Init Model Only Getwave Model Only No RX EQ Static TX EQ, Dynamic RX EQ 3 Init Model Only Dual Model OK Static TX EQ, Dynamic RX EQ 4 Getwave Model Only Init Model Only No TX EQ Dynamic TX EQ, Static RX EQ 5 Getwave Model Only Getwave Model Only No TX or RX EQ Dynamic TX EQ, Dynamic RX EQ 6 Getwave Model Only Dual Model No TX EQ Dynamic TX EQ, Dynamic RX EQ 7 Dual Model Init Model Only OK Dynamic TX EQ, Static RX EQ 8 Dual Model Getwave Model Only No RX EQ Dynamic TX EQ, Dynamic RX EQ 9 Dual Model Dual Model OK Dynamic TX EQ, Dynamic RX EQ Best Option Nov 2017 IBIS-AMI Analysis Comparison 3 Time-Domain Simulation Inputs: Channel and buffer Impulse responses User-defined input stimulus Algorithmic models (AMI_GetWave) Analog Channel Impulse Response Stimulus User Settings Analysis Method: Waveform processing & convolution Outputs: Bit pattern waveforms Persistent eye diagrams Eye height / width measurements Eye contours @ probabilities Equalized / unequalized responses Time-Domain Engine TX AMI_Getwave AMI_Init RX AMI_Getwave AMI_Init Nov 2017 IBIS-AMI Analysis Comparison 4

Statistical Simulation Inputs: Analog channel impulse response User selections for model parameters Algorithmic models (AMI_Init / impulse response processing) Analog Channel Impulse Response User Settings Analysis Method: Convolution engine (pulse response) Outputs: Statistical eye diagrams Eye height / width measurements Eye contours @ probabilities Equalized / unequalized responses TX AMI_Init Statistical Engine RX AMI_Init Nov 2017 IBIS-AMI Analysis Comparison 5 Which IBIS-AMI Model Type is Best? Need to evaluate suitability for modeling: Impairments: The factors that harm the signal Mostly in the channel Statistical analysis has advantages Corrective measures: Signal improvements Mostly inside the SerDes Time domain has advantages Nov 2017 IBIS-AMI Analysis Comparison 6

Impairments To Be Modeled Amplitude Impairment Inter-symbol interference (ISI) Crosstalk Receiver sensitivity Additive White Gaussian Noise (AWGN) Physical Cause Signal distortion (linear and nonlinear) Electromagnetic coupling in passive interconnect Low signal amplitude causes decision latch to fail clock-data timing Shot noise in receiver amplifiers Clock Impairment Random Jitter (RJ) Duty Cycle Distortion (clock) (DCD) Duty Cycle Distortion (data) Sinusoidal Jitter (SJ) Physical Cause a. Shot noise in oscillator gain element b. Power supply noise modulating gate delays For half rate clock, duration difference between positive and negative half cycles Difference between data rise and fall times Clock noise on power supply modulating gate delays Nov 2017 IBIS-AMI Analysis Comparison 7 Corrective Measures To Be Modeled Corrective Measure TX FFE RX CTLE RX AGC RX Saturation RX DFE Others Time Domain Behavior May adapt in time domain, but this is rare Linear, time-invariant (LTI) Adapts in time domain Not adaptive, but not time-invariant either Adapts in time domain Nov 2017 IBIS-AMI Analysis Comparison 8

Inter-Symbol Interference (ISI) Impairments Nov 2017 IBIS-AMI Analysis Comparison 9 Step Response Analysis 10, 10 Gb/s Sharp attack RC rolloff Nov 2017 IBIS-AMI Analysis Comparison 10

Pulse vs. Step Responses 10, 10 Gb/s Sharp attack Reduced height RC rolloff Nov 2017 IBIS-AMI Analysis Comparison 11 Channel Pulse Response (Relatively) short rise time Peak voltage < Step response voltage Long tail Ringing Requires accurate Tx/Rx analog models to correctly predict ringing impairment due to reflections Nov 2017 IBIS-AMI Analysis Comparison 12

Aligned Pulse Response and ISI Hula hoop algorithm determines clock sampling time and main cursor height. This is the maximum possible inner eye height. Voltages at these points subtract from the eye height at the sampling point. main_cursor Σ ISI_voltages ISI_voltages Voltage and time scales show ISI contributions Useful in evaluating EQ & predicting eye opening 24 UI Nov 2017 IBIS-AMI Analysis Comparison 13 Statistical ISI Inner Eye Quick Calculation Prediction: 580mV Simulated Actual: 550mV main_cursor Σ ISI_voltages ISI_voltages A quick calculation gets us close, but small amounts of energy in the tail add up Nov 2017 IBIS-AMI Analysis Comparison 14

Time Domain ISI Time domain waveform from impulse response Bit pattern modulated Linear superposition LTI assumed Data Multiplier 1 x 0.5 1 x 0.5 ISI here Shows up here Example bit pattern: 11010 0 x -0.5 1 x 0.5 0 x -0.5 Nov 2017 IBIS-AMI Analysis Comparison 15 Statistical ISI Inverted pulse response *[1] Pulse response Nov 2017 IBIS-AMI Analysis Comparison 16

All Possible LTI Combinations Evaluated *[1] Nov 2017 IBIS-AMI Analysis Comparison 17 Channels, Pulses and Statistical Eyes Short channel, Minimal ISI Medium channel, Moderate ISI Long channel, Extreme ISI Nov 2017 IBIS-AMI Analysis Comparison 18

Accounting for All ISI Scenarios A 28Gbps link may have a bit every 0.2 inches Many bits can be on the channel at once With reflections that number is multiplied Required impulse response may be many UI in length The bit pattern affects how these interact To completely model all possible ISI scenarios we must try every possible bit pattern for the number of UI needed to capture all significant ISI Nov 2017 IBIS-AMI Analysis Comparison 19 Can We Account for All ISI Scenarios? Theoretically need to try 2 N patterns, where N is the number of UI before ISI becomes insignificant Example: 24 UI NRZ impulse response must simulate 2 24 = 16,777,216 patterns, each 24 UI in length, total of 402,653,184 bit computations Time domain simulation N-length patterns tested sequentially PRBS helps reduce redundancies Often able to simulate only a fraction of cursor combinations Statistical analysis Able to directly calculate all 2 N cursor combinations Efficient computation of channel response, not a circuit May still have a practical upper limit for N Nov 2017 IBIS-AMI Analysis Comparison 20

Jitter and Noise Impairments Nov 2017 IBIS-AMI Analysis Comparison 21 Jitter and Noise in IBIS-AMI IBIS 6.1 provides multiple TX & RX impairments TX jitter directly modulates the TX output Simulators jitter the stimulus pattern sent to the TX in time domain simulations Statistical analysis convolves jitter with eye diagram RX jitter affects recovered clock behavior Simulators combine jitter data with clock information returned by the RX Statistical analysis convolves jitter with eye diagram RX noise affects sampling latch data input Jitter and noise are handled by the simulator, not by the models Nov 2017 IBIS-AMI Analysis Comparison 22

Time Domain Eyes With and Without Tx Jitter Random Jitter (Tx_Rj) = 0 Only Impairment is Inter-Symbol Interference (ISI) 1e-3 Tx_Rj = 0.05UI ISI + Jitter 1e-3 Nov 2017 IBIS-AMI Analysis Comparison 23 Time Domain: How Many Bits to Simulate? 1,000 UI 10,000 UI 100,000 UI 1,000,000 UI Nov 2017 IBIS-AMI Analysis Comparison 24

What Maximum BER Can We Tolerate? IEEE-802.3bj-KR4 FEC on 1e-5 IEEE-802.3bj-KR4 FEC off 1e-12 if low latency required OIF-CEI-56G FEC on 1e-4 OIF-CEI-56G FEC off 1e-20 PCIe-G3 1e-12 PCIe-G4 1e-12 DDR4 1e-12 eye mask rules DDR5 TBD Nov 2017 IBIS-AMI Analysis Comparison 25 How Many Error-Free Bits for 1e-12 BER? It s Not 1e12 Confidence Level 90% 95% 99% Maximum BER 1e-12 1e-12 1e-12 Error-free Bits Simulated *[2] 3.00e12 3.69e12 5.30e12 1 million bits (you are here) keep going 3.69TUI Nov 2017 IBIS-AMI Analysis Comparison 26

Statistical Eye With ISI and Jitter BER = 1e-6 Contour BER = 1e-12 Contour BER = 6.44e-21 Nov 2017 IBIS-AMI Analysis Comparison 27 Tx Corrective Measures Nov 2017 IBIS-AMI Analysis Comparison 28

Desired Pulse Response for Low ISI Sampling clock position Pulse energy should be confined here Any energy here causes Inter-Symbol Interference (ISI) Nov 2017 IBIS-AMI Analysis Comparison 29 Tx Feed-Forward Equalization (FFE) Usually implemented as taps spaced at the signal data rate Can precede the signal (pre-cursor), follow the signal (post-cursor), or both Typical configuration is 1 pre-cursor, 2 post-cursor taps Nov 2017 IBIS-AMI Analysis Comparison 30

TX FFE Equalization (1 st post-cursor) Goal: boost high frequency content Transition occurs at full strength, then driver pulls back for subsequent bits TX EQ is often referred to as deemphasis TX EQ always reduces the energy sent into the channel Increasing EQ Nov 2017 IBIS-AMI Analysis Comparison 31 AMI_GetWaveModels Can Process Equalization Directly in Time Domain AMI_GetWave can be used only for time domain analysis of equalization Nov 2017 IBIS-AMI Analysis Comparison 32

AMI_InitCan Return Impulse Response for Equalization Assuming an LTI system, the impulse response can be used for both statistical and time domain analysis of equalization Nov 2017 IBIS-AMI Analysis Comparison 33 EQ Example: 20 inch channel, 10 Gb/s 15.3 db loss 12+ bits of ISI No EQ = No eye Nov 2017 IBIS-AMI Analysis Comparison 34

Sweeping the 1 st Post-cursor Pulse Response Case Cursor 1st Post 1 1.0 0.0 2 0.9-0.1 3 0.8-0.2 4 0.7-0.3 5 0.6-0.4 Which case will give us the best eye? Nov 2017 IBIS-AMI Analysis Comparison 35 Using Pulse Responses to Find TX Equalization Full Time Domain analysis not required Nov 2017 IBIS-AMI Analysis Comparison 36

AMI_GetWaveCan Also Model Time-Variant Effects RX DFE action visible in eye diagram RX Decision Feedback Equalizer (DFE) taps Adaptive corrections DFE CTLE AGC Non-Linear Impairments Saturation Nov 2017 IBIS-AMI Analysis Comparison 37 Using Both Time Domain and Statistical Analysis No single analysis method models all impairments and all corrective measures well enough Many helpful techniques, eg.: Statistical extrapolation of time domain Get adapted settings from time domain and apply to statistical (can reduce Ignore_Bits) Approximate adapted DFE in RX AMI_Init Nov 2017 IBIS-AMI Analysis Comparison 38

Conclusions IBIS-AMI time domain simulation with AMI_GetWave can precisely model non-linear effects such as DFE and saturation. But it can be impossible to simulate enough bits in time domain to prove the low BER requirements of some technologies. IBIS-AMI statistical analysis can quickly evaluate very low BER. But it can not precisely model time-variant effects such as DFE and saturation. It is good practice to use both analysis methods. Nov 2017 IBIS-AMI Analysis Comparison 39 Thank You Much content copied from: Pragmatic Signal Integrity Boot Camp Donald Telian, SiGuys Michael Steinberger, SiSoft Tripp Worrell, SiSoft Todd Westerhoff, SiSoft Graham Kus, SiSoft Eric Brock, SiSoft DesignCon 2017, Santa Clara, CA References [1] Anthony Sanders, Mike Resso, John D Ambrosia, Channel Compliance Testing Utilizing Novel Statistical Eye Methodology, DesignCon 2004 [2] Jeruchim, Michel C., Philip Balaban, and K. Sam Shanmugan, Simulation of Communication Systems, Second Edition, New York, Kluwer Academic/Plenum, 2000 Nov 2017 IBIS-AMI Analysis Comparison 40