Application of congestion control algorithms for the control of a large number of actuators with a matrix network drive system

Similar documents
Hedonic Coalition Formation for Distributed Task Allocation among Wireless Agents

Average Delay in Asynchronous Visual Light ALOHA Network

Electronic Circuits EE359A

DC motor control using arduino

Advances in Antenna Measurement Instrumentation and Systems

Utilization-Aware Adaptive Back-Pressure Traffic Signal Control

Design of Parallel Algorithms. Communication Algorithms

Queuing Theory Systems Analysis in Wireless Networks Mobile Stations with Non-Preemptive Priority

Distributed LT Codes

Energy Efficiency Optimization in Multi-Antenna Wireless Powered Communication Network with No Channel State Information

Data Dissemination and Broadcasting Systems Lesson 06 Adaptive Dispersal Algorithms, Bandwidth allocation and Scheduling

Design of an Integrated OLED Driver for a Modular Large-Area Lighting System

A novel DC and PWM dual-mode dimming circuit for the WLED driver

Laboratory Design Project: PWM DC Motor Speed Control

Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver

CHAPTER 3 APPLICATION OF THE CIRCUIT MODEL FOR PHOTOVOLTAIC ENERGY CONVERSION SYSTEM

Cooperative Broadcast for Maximum Network Lifetime. Ivana Maric and Roy Yates

Cognitive Radios Games: Overview and Perspectives

Smart M2M Uplink Scheduling Algorithm over LTE

Case5:08-cv PSG Document Filed09/17/13 Page1 of 11 EXHIBIT

Linear vs. PWM/ Digital Drives

A Low-Power SRAM Design Using Quiet-Bitline Architecture

AN increasing number of video and communication applications

Glossary of terms. Short explanation

How (Information Theoretically) Optimal Are Distributed Decisions?

Digital Television Lecture 5

Ecranic EC V 1A 1.5MHz Synchronous Buck Converter FEATURES GENERAL DESCRIPTION APPLICATIONS ORDER INFORMATION

A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR

EE 435/535: Error Correcting Codes Project 1, Fall 2009: Extended Hamming Code. 1 Introduction. 2 Extended Hamming Code: Encoding. 1.

Wireless Communication: Concepts, Techniques, and Models. Hongwei Zhang

Power Efficiency of LDPC Codes under Hard and Soft Decision QAM Modulated OFDM

Ch 5 Hardware Components for Automation

ME 487 Mechatronics. Office: JH 515, Tel.: (505)

Chapter 1 - Introduction to Mechatronics. Questions

Chapter 4 Investigation of OFDM Synchronization Techniques

A Method for Gain over Temperature Measurements Using Two Hot Noise Sources

Variable Bit Allocation For FH-CDMA Wireless Communication Systems 1

BASIC CONCEPTS OF HSPA

A Parallel Analog CCD/CMOS Signal Processor

Degrees of Freedom of Multi-hop MIMO Broadcast Networks with Delayed CSIT

A Location-Aware Routing Metric (ALARM) for Multi-Hop, Multi-Channel Wireless Mesh Networks

Step vs. Servo Selecting the Best

Dynamic Subcarrier, Bit and Power Allocation in OFDMA-Based Relay Networks

UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER

Optimum Rate Allocation for Two-Class Services in CDMA Smart Antenna Systems

MAGNETIC LEVITATION SUSPENSION CONTROL SYSTEM FOR REACTION WHEEL

Multiuser Scheduling and Power Sharing for CDMA Packet Data Systems

BER PERFORMANCE AND OPTIMUM TRAINING STRATEGY FOR UNCODED SIMO AND ALAMOUTI SPACE-TIME BLOCK CODES WITH MMSE CHANNEL ESTIMATION

Resource Allocation in Energy-constrained Cooperative Wireless Networks

A NOVEL MULTI-SERVICE SIMULTANEOUS RECEIVER WITH DIVERSITY RECEPTION TECHNIQUE BY SHARING BRANCHES

Functional Integration of Parallel Counters Based on Quantum-Effect Devices

PAPR Reduction in SLM Scheme using Exhaustive Search Method

SPACE TIME coding for multiple transmit antennas has attracted

Power Allocation Tradeoffs in Multicarrier Authentication Systems

A Reinforcement Learning Scheme for Adaptive Link Allocation in ATM Networks

WIDE tuning range is required in CMOS LC voltage-controlled

Bit-Interleaved Coded Modulation: Low Complexity Decoding

Outline. Communications Engineering 1

Load Balancing for Centralized Wireless Networks

Electronics Design Laboratory Lecture #4. ECEN 2270 Electronics Design Laboratory

TRIANGULATION-BASED light projection is a typical

RESISTOR-STRING digital-to analog converters (DACs)

New Architecture & Codes for Optical Frequency-Hopping Multiple Access

A Matlab / Simulink Based Tool for Power Electronic Circuits

Low Complexity Decoding of Bit-Interleaved Coded Modulation for M-ary QAM

Traffic Control for a Swarm of Robots: Avoiding Group Conflicts

DATE: June 14, 2007 TO: FROM: SUBJECT:

THERMAL NOISE ANALYSIS OF THE RESISTIVE VEE DIPOLE

Task Allocation: Motivation-Based. Dr. Daisy Tang

Performance Analysis of Multiuser MIMO Systems with Scheduling and Antenna Selection

Rate-Adaptive LDPC Convolutional Coding with Joint Layered Scheduling and Shortening Design

Encoding of Control Information and Data for Downlink Broadcast of Short Packets

DAT175: Topics in Electronic System Design

HETEROGENEOUS LINK ASYMMETRY IN TDD MODE CELLULAR SYSTEMS

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters

EFFICIENT DRIVER DESIGN FOR AMOLED DISPLAYS

Energy Efficient Transmitters for Future Wireless Applications

PERFORMANCE OF DISTRIBUTED UTILITY-BASED POWER CONTROL FOR WIRELESS AD HOC NETWORKS

Joint Relaying and Network Coding in Wireless Networks

Asynchronous Space-Time Cooperative Communications in Sensor and Robotic Networks

Advanced Digital Motion Control Using SERCOS-based Torque Drives

Fuzzy Logic Based Robot Navigation In Uncertain Environments By Multisensor Integration

MANY integrated circuit applications require a unique

TONBRIDGE SCHOOL. Year 9 Entrance Examinations for entry in 2016 MATHEMATICS. Saturday, 7th November 2015 Time allowed: 1 hour Total Marks: 100

Color of Interference and Joint Encoding and Medium Access in Large Wireless Networks

IN RECENT years, low-dropout linear regulators (LDOs) are

Performance Analysis of MUSIC and MVDR DOA Estimation Algorithm

A Random Network Coding-based ARQ Scheme and Performance Analysis for Wireless Broadcast

SOFTWARE DEFINED RADIO IMPLEMENTATION IN 3GPP SYSTEMS

Self-learning Assistive Exoskeleton with Sliding Mode Admittance Control

CHAPTER 7 HARDWARE IMPLEMENTATION

Performance Evaluation of different α value for OFDM System

A Backlog-Based CSMA Mechanism to Achieve Fairness and Throughput-Optimality in Multihop Wireless Networks

Chapter 5: Signal conversion

Advanced Operational Amplifiers

Speed Control of BLDC Motor Using FPGA

Based on the ARM and PID Control Free Pendulum Balance System

Imaging serial interface ROM

Module 10 : Receiver Noise and Bit Error Ratio

Transcription:

Application of congestion control algorithms for the control of a large number of actuators with a matrix networ drive system Kyu-Jin Cho and Harry Asada d Arbeloff Laboratory for Information Systems and Technology Department of Mechanical Engineering Massachusetts Institute of Technology Cambridge, MA 02139, USA yujin@mit.edu Abstract - Systems with a large number of actuators can be built more efficiently by reducing the number of amplifiers using a matrix networ drive system. The system with networ drive architecture has limited capacity in terms of power related resources. In this paper, congestion control algorithm, along with several other algorithms, is presented for scheduling of the networ drive system. For the networ drive system, the load to the networ is the output of the Pulse Width Modulators of each actuator. As the demand for the actuators increases, the duty ratio of the PWM outputs will increase. The objective of the scheduling strategy is to maximize the average duty ratio of the PWM power input to the actuator without causing instability of the networ modulator, and to minimize the effect of the instability on the system performance when it occurs. Four different protocols are presented and compared using simulation. I. Introduction Demands for systems with large number of actuators are increasing. Multi-DOF mechatronic systems, including robots, vehicles, and machine tools can benefit from having more actuators. Although the number of actuators increases significantly, the number of drivers and cables may not increase linearly as long as these actuators do not have to wor at the same time. Using a matrix networ drive system, a smaller number of drive amplifiers are connected to a larger number of actuators instead of having a dedicated drive amplifier connected to each actuator. Reducing the number of drive amplifiers will reduce the weight and cost of the system. As shown in Fig.1, the problem of controlling a system with limited drive capacity can be converted to a problem of transmitting signals through a channel with limited capacity. Due to the limited resource nature of the drive system, it has characteristics analogous to a communication networ. For example, as the input demand to the networ drive system increases, instability occurs and the system performance drops sharply. In a communication networ, when too much traffic is offered, the congestion sets in and performance degrades sharply. The congestion control algorithms of the communication networ can be applied to the networ drive system to increase the performance of the system. Drive System Capacity Channel Dynamics Fig. 1 Control system with limited drive capacity Sharing resources while maintaining control of each actuator can be done by switching the drivers. Fig. 2 shows the matrix architecture for sharing the drive amplifiers. Switch matrix architecture is used to drive M* actuators with just M+ drive amplifiers. Actuators that need high precision control cannot be used in this type of architecture, but systems with lots

of actuators that do not necessarily require high precision control can benefit from this architecture. By activating the appropriate pair of switches in each column and each row of the matrix, one can turn on any actuator in the networ at any instant. By turning on the switch for the m th row and the n th column, the actuator on the corresponding row and column, denoted A mn, will be turned on. M* actuators M column switches row switches Fig. 2 Switch matrix architecture for sharing the drive amplifiers. In the networ, each actuator must have a diode connected in series to ensure that the current can pass through each actuator in only one direction. Otherwise, more than one actuator will be turned on when a specific combination of switches are connected to the power source. II. System Description The control system for the networed actuator system consists of; Controllers for each actuator; Pulse Width Modulators; etwor Modulator and Matrix Switch Drive Architecture. Fig. 3 shows the bloc diagram of the control system. The controllers for each actuator can be designed without taing into account the networ drive system. The Pulse Width Modulator changes the output signal of the controller into a constant voltage, varying width PWM signal. The central networ modulator modulates the PWM signal to be suitable for the matrix drive architecture. The design of protocol to be used for the networ modulator is the topic that we are interested in. Fig. 3 Bloc diagram of control system for vast DOF matrix array actuators The actuator is equivalent to the decoder of the whole system, which would transform the output of the matrix switch drive architecture into a waveform of the desired output. Typically, an actuator will possess characteristics of a low pass filter, which would change the digital signals into analog signals with certain output levels. III. Scheduling Strategies The subsystem consisting of a networ modulator and the matrix form drive architecture is liely to show an unstable state, depending on the average duty ratio of the input commands that are given to the actuators. Since the resources are being shared, the system cannot support the full time activation of all the actuators. Figure 4 shows the concept of instability occurring at a certain duty ratio of input commands. As the incoming demand increases, the total penalty will accumulate and may not be able to recover. This is similar to congestion occurring in the communication networ when there is too much load on the networ. Depending on the protocol being used, the duty ratio of the input commands at which the divergence occurs can vary. error of all 2 axes As incoming demands increase, the total error accumulates and may diverge. 2 X Average error Fig. 4 Concept of instability as the duty ratio increases Therefore, the objective of the scheduling strategy is to maximize the average duty ratio of the PWM power input to the actuator without causing instability of the networ modulator. Average duty ratio can be considered as a throughput in communication networs. Second objective is to minimize the effect of the instability on the system performance when it occurs. Four different protocols are presented and their results are compared using simulation. Throughout the paper, the error is defined as follows. Let D (T ) be the time length of the PWM pulse generated for actuator at node i,j at the beginning of the th PWM sampling period, T. Let K (t) be the length of actual activation time of the actuator at node i,j from time T to t, where T < t T +1.

T D (T ) K (t) Fig. 5 Evaluating error of an actuator at time t The error of the actuator at node i, j at time t, E (t) is, E ( t) = a ( D ( T ) K ( t)) (1) where a is a weighting factor that is to be determined in proportion to the effect of the actuator at node i,j on the total system performance. A. Sequential Scheduling In this protocol, the networ modulator simply allocates power to each actuator sequentially in a round robin fashion by turning on two switches, oneby-one, one in a row and the other in a column. This protocol is similar to first-come first-serve protocol, which is the very basic method of queuing. t 2 In this protocol, the activation of the actuator is scheduled based on their demand for power. The idea is to schedule the switching such that the actuator that has a larger duty ratio is activated before the one that has smaller duty ratio at the sampling period T. The demand of power for each actuator, D (T ), is evaluated, and the actuator with the highest demand, K, is chosen to be activated. [ K] = arg Max [ D ( T )] (2) i, j 1 i, j C. Fair Scheduling This protocol adopts the fair queuing algorithm used as a crucial component of effective congestion control in communication networs. The fair queuing suggests that the pacet with the smallest size has the priority to be transmitted first. This will bloc illbehaved sources from dominating the bandwidth, thereby degrading the system performance. This concept is adopted, and the actuator with the smaller duty ratio is serviced before the one with the larger duty ratio. The demand of power for each actuator, D (T ), is evaluated, and the actuator with the lowest demand, K, is chosen to be activated. Switching Sequence 1 2 3 4 5 2 [ K] = arg Min [ D ( T )] (3) i, j 1 i, j Actuator 1 Actuator 2 Actuator 3 Actuator 4 Actuator 5 This protocol is opposite of the demand-based scheduling. The comparisons of the two protocols are made with simulations later on. D. Max demand row/ column based Scheduling ow, instead of turning on the actuators one at a time, multiple actuators are activated. For example, by turning on a switch for the m th row and all the switches on the column, all the actuators on m th row will be activated. The row or column that has the maximum error is selected, and activated. The error of an actuator, e (t), is evaluated with the same method as shown in Figure 5. Actuator 2 Fig. 6 Conceptual waveform of sequential scheduling protocol (shaded area represents the output of PWM modulator, solid line represents output of networ modulator) Figure 6 shows the waveform generated by the protocol in a single PWM sampling period. The shaded area represents the PWM modulated signal, which is the input to the networ modulator. The solid lines represent the actual power supplied to each actuator. The switching sequence is shown at the top row. Only a single actuator is activated at a time. B. Demand-based Scheduling e ( t) = a ( D ( T ) S ( t)) (4) error of the i th row, E Ri, is the sum of the demands of the actuators at the same row as given in the following equation. E Ri = e j= 1 i = 1 2 E Ci = e The error of the actuators that are on the same row and same column are added up and compared to find the row or column that has the maximum demand. From the evaluated demands, the row or column with the maximum demand is chosen. (5)

[ K, R / C] = arg Max[ E, E ] (6) i, R / C 1 i The actuators on the chosen row or column will be turned on. The total error, E total, is calculated for performance evaluation by adding up all the errors of the actuators. i = 1 j = 1 Ri E total = ( e ) (7) Due to the fact that multiple actuators can be activated at the same time, the average duty ratio of the actuator that the networ can service before becoming unstable will be higher. Ci IV. Results and Discussion Simulations have been done for the four different protocols described in the previous chapter. The system used for the simulation consists of 16 actuators, in a four by four matrix structure. The simulations are focused on investigating the stability behavior of the networ modulator and the matrix drive architecture. The outputs of the PWM modulators of each actuator are generated as a Poisson arrival process, where the duty ratio of each sampling period is a number of arrivals in a single sampling period. The arrival rate is the average duty ratio of the output of the PWM modulator. The outputs of the PWM modulators are the inputs to the networ modulator. Changing the arrival rate of the process simulates the change of the average duty ratio of the input commands to the networ modulator. In order to simplify the simulation, the average duty ratios of the inputs are set to be equal for all the actuators. The duty ratios of the input commands to the networ modulator have been changed until the total error blows out without being recovered. Fig. 7 shows the total error of the system using the sequential scheduling. The total error is a average of errors of all the actuators at the time instant. As the average duty ratio of the input commands to the networ modulator becomes larger than 6%, the instability starts to occur. Since there are sixteen actuators and only one actuator can be activated at once, 6% stability limit is a reasonable result. Duty ratio = 7% Duty ratio = 6.5% Duty ratio = 6% Fig. 8 Performance of Demand-based Scheduling Fig. 8 shows the performance of the demand-based scheduling. The demand-based scheduling protocol shows a better performance compared to the sequential scheduling protocol. It is due to the fact that the errors of the actuators are more evenly distributed by the demand-based protocols, than the sequential protocol. The sequential protocol can accumulate a large error at a certain actuator, thereby increasing the total error. Duty ratio = 7% Duty ratio = 6.5% Duty ratio = 7% Duty ratio = 6.5% Duty ratio = 6% Fig. 7 Performance of Sequential Scheduling Duty ratio = 6% Fig. 9 Performance of Fair Scheduling Fig.9 shows the performance of the fair scheduling protocol. The total error of the fair scheduling is greater than the total error of the demand-based scheduling. But when the errors of each actuator are compared, the protocols will show a different behavior.

For the fair scheduling, the performance of the actuator with largest demand deteriorates a lot, but the performance of other actuators will not deteriorate. But for the demand-based scheduling, performance of all the actuators will deteriorate, with all the actuators having similar error level. actuators are maintained near zero. Fig. 11 shows the errors of all 16 actuators for the system using demandbased scheduling, with the same input condition. All the actuators show an exponential increase of error. This result shows that when fair scheduling is used, even though the total average error is higher, actuators with low demand are activated with small error. But when demand-based scheduling is used, the errors are evenly distributed among the actuators. The total average error is lower but all the actuators have large error level. Duty ratio = 23% Duty ratio = 22% Only one actuator shows large error Fig. 10 of each actuator plotted when fair scheduling is used All the actuators have similar error level Duty ratio = 21% Fig. 12 Performance of Max demand row/column Protocol Finally, the max demand row/column protocol is shown in Fig. 12. The max demand row/column protocol shows an instability occurring at an average duty ratio of around 22%, for a system with sixteen actuators. Since the maximum fraction of actuators that can be activated at once is 1/4, it is reasonable to see a system blow out at a duty ratio of around 25%, for a system that has four actuators in the same row or column. V. Conclusion Fig. 11 of each actuator plotted when demand-based scheduling is used Simulations have been done to compare these two protocols for the case when the average duty ratio of each actuator is no longer equal. Fig. 10 shows the case when fair scheduling is used. The average duty ratio of each actuator is distributed uniformly, from lowest value of 0% to highest value of 13%, with an average duty ratio of 6.5%. So now, each actuator has different demand for power. Only one actuator shows error increasing exponentially, but the errors of other Scheduling protocols for controlling matrix drive system has been developed and compared using simulation. By introducing a networ modulator, power signals are treated similar to information signals to be transmitted through a networ. This enabled the design of protocols similar to ones used in communication networs. VI. References [1] Forouzan, Behrouz A., Data communication and networing, McGraw-Hill Companies, Inc. ew Yor, Y. 2001 [2] Murilo G. Coutinho, Peter M. Will, The Intelligent Motion Surface: A hardware/software tool for the assembly of meso-scale devices,

Proc. International Conference on Robotics and Automation, pp.1755-1760, April 1997 [3] G. Katz, L.T. Baer, G. Tu, A MOS LSI capacitive eyboard interface chip, IEEE Journal of Solid- State Circuits,, Volume 13 Issue 5, Oct 1978, pp. 561-565 [4] R. Muherjee, T. F. Christian and R. A. Thiel, An actuation system for the control of multiple shape memory alloy actuators, Sensors and Actuators A: Physical,Volume 55, Issues 2-3, 1996