TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.

Similar documents
Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan Cao, Student Member, IEEE

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

INF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012

A Segmented DAC based Sigma-Delta ADC by Employing DWA

BandPass Sigma-Delta Modulator for wideband IF signals

CHAPTER. delta-sigma modulators 1.0

I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems

Time- interleaved sigma- delta modulator using output prediction scheme

Improved offline calibration for DAC mismatch in low OSR Sigma Delta ADCs with distributed feedback

One-Bit Delta Sigma D/A Conversion Part I: Theory

Choosing the Best ADC Architecture for Your Application Part 3:

Linearity Enhancement Algorithms for I-Q Signal Generation

DSM Based Low Oversampling Using SDR Transmitter

BANDPASS delta sigma ( ) modulators are used to digitize

DYNAMIC-ELEMENT-MATCHING (DEM) digital-toanalog

DSP Based Corrections of Analog Components in Digital Receivers

MASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1

Radio Receiver Architectures and Analysis

Linearity Improvement Algorithms of Multi-bit ΔΣ DA Converter Combination of Unit Cell Re-ordering and DWA

Calibration of DAC mismatch errors in Σ ADC s based on a sine wave measurement.

A 250-kHz 94-dB Double-Sampling 61 Modulation A/D Converter With a Modified Noise Transfer Function

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

RELAXED TIMING ISSUE IN GLOBAL FEEDBACK PATHS OF UNITY- STF SMASH SIGMA DELTA MODULATOR ARCHITECTURE

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

ATYPICAL unity-weighted dynamic element matching

A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting

Design of Tunable Continuous-Time Quadrature Bandpass Delta-Sigma Modulators

Continuously Variable Bandwidth Sharp FIR Filters with Low Complexity

Adigital-to-analog converter (DAC) employing a multibit

THE USE of multibit quantizers in oversampling analogto-digital

CONTINUOUS-TIME (CT) modulators have gained

Band- Pass ΣΔ Architectures with Single and Two Parallel Paths

Design & Implementation of an Adaptive Delta Sigma Modulator

Basic Concepts and Architectures

Telecommunication Electronics

Direct Digital Synthesis Primer

Design of a High-speed, High-resolution ADC for Medical Ultrasound Applications -

Oversampling Converters

EE247 Lecture 26. This lecture is taped on Wed. Nov. 28 th due to conflict of regular class hours with a meeting

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

FPGA Based Hardware Efficient Digital Decimation Filter for - ADC

ELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises

The Baker ADC An Overview Kaijun Li, Vishal Saxena, and Jake Baker

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL

A 100-dB gain-corrected delta-sigma audio DAC with headphone driver

ELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018

Advanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs

A 2.5 V 109 db DR ADC for Audio Application

AS A LARGELY digital technique for generating high

ADVANCES in VLSI technology result in manufacturing

Interpolation Error in Waveform Table Lookup

A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping

The Case for Oversampling

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns

Analog and Telecommunication Electronics

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

Digital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems

EE247 Lecture 26. EE247 Lecture 26

Necessary and Sufficient Conditions for Mismatch Shaping in a General Class of Multibit DACs

Summary Last Lecture

SUCCESSIVE approximation register (SAR) analog-todigital

Multirate DSP, part 3: ADC oversampling

Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs

On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications

Understanding Delta-Sigma Data Converters

AN ABSTRACT OF THE DISSERTATION OF

ECE 6560 Multirate Signal Processing Chapter 13

Data Conversion Techniques (DAT115)

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

Pipeline vs. Sigma Delta ADC for Communications Applications

Amplitude Frequency Phase

Digital Processing of Continuous-Time Signals

The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive

D/A Resolution Impact on a Poly-phase Multipath Transmitter

Implementation of Digital Signal Processing: Some Background on GFSK Modulation

Exploring of Third-Order Cascaded Multi-bit Delta- Sigma Modulator with Interstage Feedback Paths

Chapter 4. Part 2(a) Digital Modulation Techniques

RECONFIGURABLE COMPLEX DIGITAL DELTA-SIGMA MODULATOR SYNTHESIS FOR DIGITAL WIRELESS TRANSMITTERS

Session 3. CMOS RF IC Design Principles

Parallel Digital Architectures for High-Speed Adaptive DSSS Receivers

Digital Processing of

Chapter 2: Digitization of Sound

Truly Aliasing-Free Digital RF-PWM Power Coding Scheme for Switched-Mode Power Amplifiers

Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications

An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers

A Digitally Enhanced 1.8-V 15-b 40- Msample/s CMOS Pipelined ADC

Analog-to-Digital Converters using not Multi-Level but Multi-Bit Feedback Paths

A new method of spur reduction in phase truncation for DDS

FPGA Based Sigma Delta Modulator Design for Biomedical Application Using Verilog HDL

CMOS High Speed A/D Converter Architectures

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer

DAC Mismatching Compensation in Multibit Sigma-Delta Modulators with Two-Step Quantization

Merging Propagation Physics, Theory and Hardware in Wireless. Ada Poon

Cascaded Noise Shaping for Oversampling A/D and D/A Conversion Bruce A. Wooley Stanford University

Section 1. Fundamentals of DDS Technology

System on a Chip. Prof. Dr. Michael Kraft

Reconfigurable Low-Power Continuous-Time Sigma-Delta Converter for Multi- Standard Applications

Oversampling Data Converters Tuesday, March 15th, 9:15 11:40

Receiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends

Summary Last Lecture

Transcription:

TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS Waqas Akram and Earl E. Swartzlander, Jr. Department of Electrical and Computer Engineering University of Texas at Austin Austin, Texas 78712 0240 ABSTRACT Quadrature bandpass delta-sigma data converters are widely used in low-if receiver applications where high linearity is required over a narrow bandwidth. A quadrature delta-sigma modulator with multibit quantization requires a digital-toanalog converter (DAC) for each of the in-phase (I) and quadrature (Q) paths. Device mismatch errors in the DAC can seriously degrade overall converter performance by adding I/Q path-mismatch and distortion. Mismatch noise shaping is an established technique for overcoming these limitations in a complex DAC, but usually anchors the signal band to a fixed frequency location. In order to apply mismatch shaping to applications that require tunable signal band locations, this paper presents a technique that allows the center frequency of the mismatch noise shaping transfer function through the complex DAC to be adjustable over the entire Nyquist range. Index Terms Quadrature, Delta-Sigma, N-Path, DWA, Mismatch-Shaping, Complex, Bandpass 1. INTRODUCTION In modern wireless systems, the continued scaling of CMOS technology has led to greater degrees of chip integration between the analog radio frequency (RF) front-ends and the digital signal processing (DSP) back-ends. As a result, it is becoming increasingly more attractive to process the intermediate frequency (IF) signal directly in the digital domain. Due to their high linearity over narrow bandwidths, bandpass delta-sigma ( Σ) modulators are rapidly becoming the data converter of choice for these applications [1][2]. In a low-if receiver architecture, the RF signal is first demodulated into a complex IF signal, consisting of in-phase (I) and quadrature (Q) component signals. These are then separately converted to digital signals using a pair of bandpass Σ modulators, as shown in Figure 1(a). In these architectures, the use of a quadrature bandpass (QBP) Σ modulator can reduce the hardware complexity as compared to the conventional approach. The hardware savings arise out of the use of a single complex loop filter in place of a pair of individual real-valued loop filters, as shown in Figure 1(b) [3]. (a) Separate BP- Σ ADCs (b) Quadrature BP- Σ ADC Fig. 1. Low-IF bandpass Σ receiver architecture Higher-order Σ analog-to-digital converters (ADC) that use multibit internal quantizers can provide a much higher signal-to-noise ratio (SNR) for a given oversampling ratio (OSR). However, performance is limited due to distortion caused by device mismatch errors when the quantized signals emerge from the DAC within the Σ ADC feedback loop. In order to linearize the DAC transfer function, the DAC mismatch errors can be randomized or spectrally shaped away from the signal band using a DAC mismatch shaper [4][5]. An important feature of data converters used in multistandard wireless tranceivers is the ability to center the signalband at an arbitrary frequency in the Nyquist band. Σ data converters can easily be designed with programmable loop filter coefficients in order to achieve this. However, Σ modulators employing multibit quantization still require the mismatch noise to be removed wherever the signal-band is placed. This can be achieved with the use of tunable mismatch shaping [2][6][7]. In the case of a quadrature bandpass Σ modulator employing a multibit quantizer, the centerfrequency of the mismatch transfer function (MTF) through

Fig. 2. Unit-element DAC with element selection logic a mismatch-shaping complex DAC needs to be tunable. This paper extends previously known mismatch-shaping techniques to enable such a feature. Section 2 provides as overview of quadrature bandpass mismatch shaping, along with previously reported techniques. In Section 3, the proposed tunable mismatch shaping technique is described. Simulation results are shown in Section 4, and the paper is concluded in Section 5. 2. MISMATCH SHAPING A unit-element DAC is commonly used in multibit Σ systems. It consists of M unit-sized elements that can be combined to generate M +1 different output levels. This approach benefits from regular VLSI layout practices to achieve high linearity. Unfortunately, DAC mismatch errors appear at the output unfiltered by the Σ noise-shaping loop [4]. Generally, there are multiple ways in which the input, x[n], where x[n] {0,1,...,M + 1}, can be used to select unit elements to form the output, y[n]. The exceptions lie at the extremes: when x[n] = 0, no DAC elements are selected; when x[n] = M + 1, all DAC elements are selected. The extra degrees of freedom for most of the input values can be exploited to vary the pattern of unit element selection in a way that spectrally shapes the mismatch error away from the signal-band [4][5]. An example of a unit-element DAC architecture is shown in Figure 2. Component mismatch leads to non-ideal values for each of the DAC elements. As a result, each unit-dac exhibits errors in the output levels: { + ǫhk if x y k [n] = k [n] = 1 (1) ǫ lk if x k [n] = 0 where denotes the nominal step-size of each unit-dac; ǫ hk and ǫ lk are the static mismatch errors when the unit-dac is enabled and disabled, respectively. The overall DAC output is given by y[n] = αx[n] + β + ǫ[n] (2) where α, β and ǫ are the gain error, offset error and aggregate mismatch error, respectively. All three depend exclusively on the element mismatch errors [5]. Fig. 3. QBP- Σ ADC with complex DAC 2.1. Combining the I and Q paths In a quadrature bandpass Σ modulator, both the I and Q components of the quantized complex signal require a DAC. In addition to the mismatch noise component ǫ[n], differences between mismatch errors in the two DACs results in path mismatch: y I [n] = α I x I [n] + β I + ǫ I [n] (3) y Q [n] = α Q x Q [n] + β Q + ǫ Q [n] (4) Gain mismatch leads to folding from the negative frequency image band to the positive frequency signal band. Since the Σ modulator loop filter is asymmetric, i.e., there is little or no noise-shaping in the image band, gain mismatch results in higher quantization noise in the signal band. This can be alleviated by combining the two real-valued DACs into a single mismatch-shaping complex DAC, as shown in Figure 3. In addition to shaping the mismatch noise, the combined DAC produces equal gain errors in the I and Q paths [8][9]. 2.2. Quadrature mismatch shaping A mismatch shaping scheme for complex DACs has been proposed in [8]. This method generalizes the basic vectorbased mismatch shaper from [4] to complex-valued signals. This technique is realized by implementing the mismatch shaper loop filter in complex arithmetic and allowing the vector quantizer to take values from {0, 1, j}. A simplified scheme using a modified element-rotation scheme has also been considered in [8], but this leads to contention between the I and Q rotation pointers. Resolving this pointer contention requires a complicated scheme that results in reduced mismatch suppression. A complex tree-structured mismatch-shaping DAC is considered in [9], along with a complex butterfly shuffler. The complex tree-structured approach is based on the mismatch shaper proposed in [5], but extended to complex signals. The complex butterfly shuffler proposed in [9] is an extension of previously reported butterfly shuffling methods used to whiten or shape the mismatch noise [10]. The butterfly shuffler method requires a higher level of hardware complexity as compared to the tree-structured approach [9].

Fig. 5. Switching block for complex data Fig. 4. Tree-structured element selection logic 2.3. Tunable mismatch shaping In order to benefit from the higher performance of multibit Σ modulators in applications requiring tunable signalbands, the mismatch shaping function needs to also be tunable. A novel technique for performing tunable mismatch shaping has been proposed in [6]. This technique uses the generalized N-path filter principle in conjunction with a prototype mismatch shaper to replicate the mismatch transfer function N times around the unit circle. By using the well-known data-weighted averaging (DWA) technique, a hardware-efficient first-order tunable mismatch shaper can be realized [7]. However, when applied to quadrature signals, DWA mismatch shaping exhibits lower levels of performance [8]. The proposed technique extends the tree-based complex mismatch shaper from [5][9] so as to allow control over the center frequency of the mismatch transfer function. 3. PROPOSED TUNABLE TECHNIQUE The mismatch shaper used in this work is largely based on the tree-based approach described in [5]. Figure 4 shows an example of a M + 1 level DAC, with M = 8, using the treestructure to perform element-selection. Each of the blocks labeled S k,r is a switching block that routes the input data in two possible directions. There are log 2 M layers of switching blocks. As the input travels through the tree, portions of the input data word are spread across the branches of the tree until they arrive at the unit-dacs, where only a single bit determines whether or not the DAC element is selected for activation. Each switching block operates according to x k 1,2r 1 [n] = 1 2 (x k,r[n] + s k,r [n]) (5) x k 1,2r [n] = 1 2 (x k,r[n] s k,r [n]) (6) Fig. 6. Complex switching sequence generator where s k,r [n] is a switching sequence generated within each switching block. The value of the switching sequence s k,r [n] at each sample interval n dictates what portion of the input data x k,r [n] is routed through each of the outputs of the switching block [5]. In the case of quadrature mismatch shaping, the input to the DAC is complex-valued [9], and each unit-dac output y k,r [n] can produce one of three possible output values: y k,r [n] {0,1,j} [8]. The combined DAC has twice the number of unit elements as each individual I and Q DAC, so the total number of unit-dacs remains constant. Figure 5 shows the structure of a switching block for complex-valued inputs. Since the actual data must remain unchanged from the input of the ESL block to the output, each switching block must ensure that it generates a switching sequence that forces the output data to satisfy this condition. This restriction is known as the number conservation rule, as described in [5]. These restrictions have to be modified for the case of quadrature signals in order to ensure that the complex data also satisfies the number conservation rule [9]. As shown in [5], the DAC mismatch error sequence ǫ[n] can be expressed as ǫ[n] = k k,r s k,r [n] (7) r where k,r is the nominal value of the unit-dac step size. It follows that generating the switching sequence s k,r [n] as an Lth-order noise-shaped sequence uncorrelated with the switching sequences in the other switching blocks will result in an Lth-order noise-shaped DAC mismatch error sequence [5]. Furthermore, in order to allow control over the center frequency of the mismatch transfer function, there needs to

0 with mismatch (63dB) with shaping (81dB) no mismatch (90dB) (a) Center frequency tuned to 0.1875 Fig. 7. Tunable 1 st -order complex filter used in sequence generator 0 with mismatch (69dB) with shaping (85dB) no mismatch (89dB) be a way to control the center frequency of the noise-shaping function within each switching sequence generator. Figure 6 shows the structure of a complex-valued sequence generator. The noise-shaping is achieved by employing a zero-input Σ modulator, with a complex loop filter. The complex-valued number conservation rule is enforced by the quantizer and limiter blocks [9]. The order and frequency location of the noise-shaping function are determined by the complex loop filter. It follows that a tunable mismatch shaping function can be achieved by simultaneously controlling the complex loop filters in all the switching blocks. The structure of a tunable first-order complex filter is shown in Figure 7. The core of this unit is a rotation unit whose operation is described by [ ] cos ωc sin ω c (8) sinω c cos ω c where ω c, 0 ω c π, is the center frequency of the signal band. In order to control the loop filters, the complex coefficients must enter the system as variables. This has the potential to rapidly escalate the hardware complexity of the system. However, some simplifications and tighter constraints on the limiter in the switching sequence generators can result in a lower complexity. For example, in addition to the constraints placed on the limiter described in [9], the switching sequences generated by all switching blocks can be limited to producing I and Q values from the range { 1,0,1} and { j,0,j}. This does not significantly reduce mismatch noise suppression in the signal band. One implementation of the tunable complex filters is to store the filter coefficients associated with each tuning setting in a lookup-table indexed by the tuning frequency. The size of the table can be reduced by using a digital frequency synthesizer, such as one using polynomial interpolation [11]. Since all switching blocks follow the same tuning frequency, the coefficients are broadcasted to all log 2 M switching blocks. The coefficients only need to be retrieved when the location of the signal band is updated. (b) Center frequency tuned to 0.2812 Fig. 8. Full spectrum with 3% mismatch error To illustrate the operation of the tunable mismatch shaper, Figure 8 shows two cases of signal-band tuning frequencies, centered at (a) 0.1875 and (b) 0.2812, normalized to the sampling rate. The figures show three separate responses: the ideal response (lowest), the mismatch-shaped response (middle) and the unshaped response (top). Figure 9 shows the detailed views of the signal-band in each case. The mismatch shaper is a simple tunable first-order complex filter. 4. SIMULATION RESULTS The tunable quadrature mismatch shaper has been simulated with a programmable quadrature bandpass Σ modulator. The specifications of the modulator are given in Table 1. DAC mismatch errors are modeled as both random mismatch with a uniform distribution, as well as a correlated sequence with a linear gradient. All noise-shaped complex switching sequences are generated using simple first-order tunable complex loop filters. Table 1. Quadrature BP Σ modulator specifications Modulator order 4 OSR 128 Combined quantizer levels 17 Tuning settings 64 Normalized signal bandwidth 0.0078

0 with mismatch (63dB) with shaping (81dB) no mismatch (90dB) 95 Ideal 0.184 0.185 0.186 0.187 0.188 0.189 0.19 0.191 (a) Center frequency tuned to 0.1875 SNR (db) 90 85 80 75 70 65 0 with mismatch (69dB) with shaping (85dB) no mismatch (89dB) 60 (a) SNR with 1% mismatch error 95 Ideal 90 0.278 0.279 0.28 0.281 0.282 0.283 0.284 0.285 (b) Center frequency tuned to 0.2812 SNR (db) 85 80 75 Fig. 9. Signal band detail with 3% mismatch error Figure 10 shows the signal-to-noise ratio (SNR) for every tuning setting over the tuning range for (a) 1% mismatch error and (b) 3% mismatch error. The input test signal is a full-scale complex-valued sinusoid placed randomly within the signal band for each tuning setting. The uppermost line shows the performance in the absence of component mismatch, the lowest line shows the performance in the presence of mismatch noise, and the line in the middle shows the result of applying the mismatch shaper. Consistent improvement is evident over the entire tuning range. Figure 11 shows the result of applying a full-scale white noise input to the DAC. This shows the in-band noise power of the DAC mismatch error for each tuning setting over the entire tuning range. The upper lines show the mismatch noise without shaping, and the lower lines show the effect of applying the complex noise-shaping technique to the same set of mismatch errors. The mismatch-shaper consistently lowers the in-band noise power for every tuning frequency. 70 65 60 (b) SNR with 3% mismatch error Fig. 10. SNR across tuning range with single-tone input Noise Power (db) 50 55 65 70 75 85 90 95 50 55 (a) Noise power with 1% mismatch error 5. CONCLUDING REMARKS A technique for achieving tunable quadrature mismatch shaping is proposed. This technique is marked by implementation simplicity and flexibility. Simulations have shown good results over the entire Nyquist tuning range. The approach can be used with both quadrature bandpass Σ ADCs as well as Σ DACs. In order to improve performance, higher order complex loop filters can be used within each noise-shaped sequence generator. This increases the hardware complexity, requiring more resonators, multiplers and coefficient storage. Noise Power (db) 65 70 75 85 90 95 (b) Noise power with 3% mismatch error Fig. 11. Mismatch noise power with white noise input

In addition, higher-order filters may also increase the critical path delay, requiring additional retiming resources. This higher latency decreases the loop phase margin when such a DAC is used within the feedback loop of a Σ ADC. 6. REFERENCES [1] M. Miller and C. S. Petrie, A multibit sigma-delta ADC for multimode receivers, IEEE Journal of Solid-State Circuits, vol. 38, pp. 475 482, 2003. [2] T. S. Kaplan, J. F. Jensen, C. H. Fields, and M.-C. F. Chang, A 2-GS/s 3-bit Σ-modulated DAC with tunable bandpass mismatch shaping, IEEE Journal of Solid-State Circuits, vol. 40, pp. 603 610, 2005. [3] S. A. Jantzi, K. W. Martin, and A. S. Sedra, Quadrature bandpass delta-sigma modulation for digital radio, IEEE Journal of Solid-State Circuits, vol. 32, no. 12, pp. 1935 1950, 1997. [4] R. Schreier and B. Zhang, Noise-shaped multibit D/A converter employing unit elements, Electronics Letters, vol. 31, pp. 1712 1713, 1995. [5] I. Galton, Spectral shaping of circuit errors in digitalto-analog converters, IEEE Transactions on Circuits and Systems II, vol. 44, pp. 808 817, 1997. [6] W. Akram and E. E. Swartzlander, Jr., Tunable n-path mismatch shaping for multibit bandpass delta-sigma modulators, 43rd Asilomar Conference on Signals, Systems and Computers, Nov. 2009. [7] W. Akram and E. E. Swartzlander, Jr., An architecture for first-order tunable mismatch shaping in oversampled data converters, IEEE Latin-American Symposium on Circuits and Systems, Feb. 2010. [8] R. Schreier, Quadrature mismatch-shaping, IEEE International Symposium on Circuits and Systems, vol. 4, pp. IV 675 IV 678 vol.4, 2002. [9] S. Reekmans, J. De Maeyer, P. Rombouts, and L. Weyten, Quadrature mismatch shaping for digitalto-analog converters, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 53, no. 12, pp. 2529 2538, 2006. [10] M. Vadipour, A bandpass mismatch noise-shaping technique for sigma-delta modulators, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 51, no. 3, pp. 130 135, 2004. [11] W. Akram and E. E. Swartzlander, Jr., Digital frequency synthesis using piece-wise polynomial interpolation, 37th Asilomar Conference on Signals, Systems and Computers, Nov. 2003.