CAT24C01, CAT24C02, CAT24C04, CAT24C08, CAT24C16. 1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb I 2 C CMOS Serial EEPROM

Similar documents
CAT Kb SPI Serial CMOS EEPROM

1-Kb, 2-Kb and 4-Kb SPI Serial CMOS EEPROM

GT24C32B 2-WIRE. 32K Bits. Serial EEPROM

8-Kb and 16-Kb SPI Serial CMOS EEPROM

32-Kb SPI Serial CMOS EEPROM

Bi-Directional N-Channel 20-V (D-S) MOSFET

Transient Voltage Suppressors / ESD Protectors

SGM Ω, 300MHz Bandwidth, Dual, SPDT Analog Switch

AME. Shunt Bandgap Voltage Reference. General Description. Functional Block Diagram. Features. Typical Application. Applications

N-Channel 100 V (D-S) 175 C MOSFET

SINGLE/DUAL PRECISION HIGH SPEED MICROPOWER TIMER

EMA5 / UMA5N / FMA5A. V CC -50V -100mA 2.2kW 47kW I C(MAX.) R 1 R 2. Datasheet

AOZ8904 Ultra-Low Capacitance TVS Diode Array

EMD4 / UMD4N V CC I C(MAX.) R 1 R 2. 50V 100mA. 47kW. V CC -50V -100mA 10kW. Datasheet

HSMP-482B RF power limiter diode

4NPA. Low Frequency Interface Module for Intercom and Public Address Systems. Fig. 4NPA (L- No )

N-Channel 40 V (D-S) MOSFET

EMD3 / UMD3N / IMD3A V CC I C(MAX.) R 1 R 2. 50V 100mA. 10k. 10k. 50V 100mA. 10k. 10k. Datasheet

IMP528 IMP528. High-Volt 220 V PP Driv. ive. Key Features. Applications. Block Diagram

FAN A, 1.2V Low Dropout Linear Regulator for VRM8.5. Features. Description. Applications. Typical Application.

1A Low Dropout Voltage Regulator Fixed Output, Fast Response

YB mA, Low Power, High PSRR LDO Regulator

DTD114GK V CEO I C R. 50V 500mA 10kW. Datasheet. NPN 500mA 50V Digital Transistors (Bias Resistor Built-in Transistors) Outline Parameter Value SMT3

DTA123E series V CC I C(MAX.) R 1 R 2. 50V 100mA 2.2k 2.2k. Datasheet. PNP -100mA -50V Digital Transistors (Bias Resistor Built-in Transistors)

QUAD PRECISION HIGH SPEED MICROPOWER TIMER

SGM8621/2/3/4 250µA, 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

US6H23 / IMH23 V CEO 20V V EBO 12V. 600mA R k. Datasheet. Outline Parameter Tr1 and Tr2 TUMT6 SMT6

Agamem Microelectronics Inc.

VIN AIC C OUT GND C IN. Low Dropout Linear Regulator

UMH8N / IMH8A V CEO I C R 1. 50V 100mA 10k. Datasheet. Outline. Inner circuit

P2010A. PIN CONFIGURATION

RClamp2451ZA. Ultra Small RailClamp 1-Line, 24V ESD Protection

SGM8631/2/3/4 470µA, 6MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

Product is End of Life FEATURES BENEFITS NC 4 COM 4 COM 1 NC 1

SGM721/2/3/4 970µA, 10MHz, Rail-to-Rail I/O CMOS Operational Amplifiers

HSMS-2823 RF mixer/detector diode

CAT5116. Log-Taper, 100-Tap Digitally Programmable Potentiometer (DPP ) DESCRIPTION FEATURES APPLICATIONS FUNCTIONAL DIAGRAM

SGM8521/2/4 150kHz, 4.7µA, Rail-to-Rail I/O CMOS Operational Amplifiers

IEEE Broadband Wireless Access Working Group <

SPX mA Low Drop Out Voltage Regulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Very Low Quiescent Current Low Dropout Voltage

Package: H: TO-252 P: TO-220 S: TO-263. Output Voltage : Blank = Adj 12 = 1.2V 15 = 1.5V 18 = 1.8V 25 = 2.5V 33 = 3.3V 50 = 5.0V 3.3V/3A.

Ultra-Fast ECL-Output Comparator with Latch Enable MAX9685. Features

P2040C. PIN CONFIGURATION

Lab 12. Speed Control of a D.C. motor. Controller Design

CM , 2 and 4-Channel Low Capacitance ESD Arrays

CM431A LOW VOLTAGE ADJUSTABLE SHUNT REGULATOR

LNA IN GND GND GND GND IF OUT+ IF OUT- 7. Product Description. Ordering Information. GaAs HBT GaAs MESFET InGaP HBT

N-Channel 40-V (D-S) MOSFET

SP1490E/SP1491E. Full Duplex RS-485 Transceivers SP1490E

P-Channel 150-V (D-S) MOSFET

CAV24C02, CAV24C04, CAV24C08, CAV24C16 2-Kb, 4-Kb, 8-Kb and 16-Kb I 2 C CMOS Serial EEPROM

N-Channel Depletion-Mode Vertical DMOS FET in Single and Dual Options. 14-Lead QFN* 5.00x5.00mm body 1.00mm height (max) 1.

3A High Current, Low Dropout Voltage Regulator

2SA1579 / 2SA1514K. V CEO -120V -50mA I C. Datasheet. PNP -50mA -120V High-Voltage Amplifier Transistors. Outline

3A High Current, Low Dropout Voltage Regulator Adjustable, Fast Response Time

Logic Design 2013/9/26. Outline. Implementation Technology. Transistor as a Switch. Transistor as a Switch. Transistor as a Switch

ESX10-10x-DC24V-16A-E electronic circuit protector

SGM8051/2/4 SGM8053/5 250MHz, Rail-to-Rail Output CMOS Operational Amplifiers

SP3222EB/3232EB. True +3.0V to +5.5V RS-232 Transceivers. Now Available in Lead Free Packaging

CH 7. Synchronization Techniques for OFDM Systems

P-Channel 200-V (D-S) MOSFET

QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

MT8870D/MT8870D-1 Integrated DTMF Receiver

QUAD PRECISION MICROPOWER CMOS VOLTAGE COMPARATOR WITH DRIVER

ABRIDGED DATA SHEET MAX4852 MAX4852H NC1 COM1 NO1 IN1 IN2 NC2 COM2 NO2. Maxim Integrated Products 1

Analog Integrations Corporation 4F, 9 Industry E. 9th Rd, Science-Based Industrial Park, Hsinchu, Taiwan DS-385B

Safety Technique. Multi-Function Safety System SAFEMASTER M Output Module With Output Contacts BG 5912

QUAD PRECISION CMOS VOLTAGE COMPARATOR WITH PUSH-PULL DRIVER

N24C Kb I 2 C CMOS Serial EEPROM

RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

CAT24AA01, CAT24AA02. EEPROM Serial 1/2-Kb I 2 C

Four Output Differential Fanout Buffer for PCI Express Gen 1 & 2 ICS9DBL411A. Features/Benefits: Recommended Application: General Description:

PRECISION LOW POWER CMOS OPERATIONAL AMPLIFIER

ALD2724E/ALD2724 DUAL EPAD PRECISION HIGH SLEW RATE CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC.

Si838x Data Sheet. Bipolar Digital Field Inputs for PLCs and Industrial I/O Modules

The entire devices are built in housings that are protected against liquids and dust without need to be installed in hazloc certified cabinets.

CAT24C256. EEPROM Serial 256-Kb I 2 C

Switches- and Indicators. Switches Unlimited Contact: Phone: * Fax:

CAT24C256. EEPROM Serial 256-Kb I 2 C

GV60 VALORSTAT PLUS OPERATING INSTRUCTIONS. VALORSTAT PLUS GV60 Electronic Ignition Remote Control

ESD7381MUT5G Transient Voltage Suppressors Micro Packaged Diodes for ESD Protection

Assembly Instructions for Model: VMAA18

ALD810020/ALD QUAD/DUAL SUPERCAPACITOR AUTO BALANCING (SAB ) MOSFET ARRAY ADVANCED LINEAR DEVICES, INC. FEATURES & BENEFITS GENERAL DESCRIPTION

ALD810023/ALD QUAD/DUAL SUPERCAPACITOR AUTO BALANCING (SAB ) MOSFET ARRAY ADVANCED LINEAR DEVICES, INC. GENERAL DESCRIPTION FEATURES & BENEFITS

3A High Current, Low Dropout Voltage Regulator Adjustable & Fixed Output, Fast Response Time

ALD2722E/ALD2722 DUAL EPAD LOW POWER CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC.

FPT Applications. Features

Theory and Proposed Method for Determining Large Signal Return Loss or Hot S22 for Power Amplifiers Using Phase Information

ALD2726E/ALD2726 DUAL EPAD ULTRA MICROPOWER CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC.

CAT24C128. EEPROM Serial 128-Kb I 2 C

White LED Step-Up Converter in SOT23

HVQFN16 HVQFN (thermal enhanced very thin quad flatpack; no leads) NA (not applicable) P (plastic) MO-220 S (surface mount) Issue date

MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

QUAD MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

PRECISION DUAL LOW POWER CMOS OPERATIONAL AMPLIFIER

Engagement Schedule. Schedule M-3 Tutorial. December 07 United States

Migration ATV11 - ATV12

The Trouton Rankine Experiment and the End of the FitzGerald Contraction

Assembly Instructions for Model: VMDD26

PRECISION DUAL MICROPOWER CMOS OPERATIONAL AMPLIFIER

Transcription:

2401, 2402, 2404, 2408, 2416 1-, 2-, 4-, 8- and 16- I 2 MO rial PROM scription h 2401/02/04/08/16 ar 1, 2, 4, 8 and 16 rspctivly MO rial PROM dvics organizd intrnally as 8/16/32/64 and 128 pags rspctivly of 16 yts ach. ll dvics support oth th tandard (100 khz) as wll as Fast (400 khz) I 2 protocol. ata is writtn y providing a starting addrss, thn loading 1 to 16 contiguous yts into a Pag Writ Buffr, and thn writing all data to non volatil mmory in on intrnal writ cycl. ata is rad y providing a starting addrss and thn shifting out data srially whil automatically incrmnting th intrnal addrss count. xtrnal addrss pins mak it possil to addrss up to ight 2401 or 2402, four 2404, two 2408 and on 2416 dvic on th sam us. Faturs upports tandard and Fast I 2 Protocol 1.7 V to 5.5 V upply Voltag Rang 16 Byt Pag Writ Buffr Hardwar Writ Protction for ntir Mmory chmitt riggrs and Nois upprssion Filtrs on I 2 Bus Inputs ( and ) ow powr MO chnology Mor than 1,000,000 Program/ras ycls 100 Yar ata Rtntion Industrial and xtndd mpratur Rang hs vics ar P Fr, Halogn Fr/BFR Fr and ar RoH ompliant PIN ONFIGURION 24 16 / 08 / 04 / 02 / 01 N / N / N / 0 / 0 N / N / 1 / 1 / 1 N / 2 / 2 / 2 / 2 V 1 2 3 4 8 7 6 5 V WP PIP (), OI (W), OP (Y), MOP (Z), FN, (VP2)*, UFN P (HU4) (op Viw) * h FN (VP2) packag is not rcommndd for nw dsigns. ORRING INFORMION dtaild ordring and shipping information in th packag dimnsions sction on pag 19 of this data sht. Pin 1 B PIP 8 UFFIX 646 MOP 8 Z UFFIX 846 OP 8 Y UFFIX 948 OI 8 W UFFIX 751B FN 8* VP2 UFFIX 511 1 V PIN ONFIGURION 2 3 5 4 UFN8 P HU4 UFFIX 517Z O 23 UFFIX 419 WP 4*** 4 UFFIX 567 WP 5*** 5 UFFIX 567 WP V O 23 (), OP 5** () (op Viw) 1 2 Pin 1 1 2 3 WP WP 4*** WP 5*** (op Viws) *** WP ar availal for th 2404, 2408 and 2416 only. Pin 1 V V V OP MRING FOR WP (Ball own) OP 5** UFFIX 483 ** OP ar availal for th 2402 only. V X Y M WP 4 X = pcific vic X = od 4 = 2404 8 = 2408 6 = 2416 X Y M WP 5 Y = Production Yar (ast igit) M = Production Month (1 9, O, N, ) B Pin 1 miconductor omponnts Industris,, 2013 Fruary, 2013 Rv. 26 1 Pulication Ordr Numr: 2401/

2401, 2402, 2404, 2408, 2416 V 2, 1, 0 24xx WP V Figur 1. Functional ymol al 1. PIN FUNION Pin Nam Function 0, 1, 2 vic ddrss Input WP V V N rial ata Input/Output rial lock Input Writ Protct Input Powr upply Ground No onnct h xposd pad for th FN/UFN packags can lft floating or connctd to Ground. al 2. BOU MXIMUM RING Paramtrs Ratings Units torag mpratur 65 to +150 Voltag on any pin with rspct to Ground (Not 1) 0.5 to +6.5 V trsss xcding Maximum Ratings may damag th dvic. Maximum Ratings ar strss ratings only. Functional opration aov th Rcommndd Oprating onditions is not implid. xtndd xposur to strsss aov th Rcommndd Oprating onditions may affct dvic rliaility. 1. uring input transitions, voltag undrshoot on any pin should not xcd 1 V for mor than 20 ns. Voltag ovrshoot on pins 0, 1, 2 and WP should not xcd V + 1 V for mor than 20 ns, whil voltag on th I 2 us pins, and, should not xcd th asolut maximum ratings, irrspctiv of V. al 3. RIBIIY HRRII (Not 2) ymol Paramtr Min Units N N (Not 3) nduranc 1,000,000 Program / ras ycls R ata Rtntion 100 Yars 2. hs paramtrs ar tstd initially and aftr a dsign or procss chang that affcts th paramtr according to appropriat Q100 and J tst mthods. 3. Pag Mod, V = 5 V, 25. al 4... OPRING HRRII (V = 1.8 V to 5.5 V, = 40 to +125 and V = 1.7 V to 5.5 V, = 40 to +85, unlss othrwis spcifid.) ymol Paramtr st onditions Min Max Units I R Rad urrnt Rad, f = 400 khz 1 m I W Writ urrnt Writ, f = 400 khz 2 m I B tandy urrnt ll I/O Pins at GN or V = 40 to +85 V 3.3 V 1 = 40 to +85 V > 3.3 V 3 = 40 to +125 5 I I/O Pin akag Pin at GN or V 2 V I Input ow Voltag 0.5 0.3 x V V V IH Input High Voltag 0, 1, 2 and WP 0.7 x V V + 0.5 V and 0.7 x V 5.5 V O Output ow Voltag V > 2.5 V, I O = 3 m 0.4 V < 2.5 V, I O = 1 m 0.2 2

2401, 2402, 2404, 2408, 2416 al 5. PIN IMPN HRRII (V = 1.8 V to 5.5 V, = 40 to +125 and V = 1.7 V to 5.5 V, = 40 to +85, unlss othrwis spcifid.) ymol Paramtr onditions Max Units IN (Not 4) Pin apacitanc V IN = 0 V, f = 1.0 MHz, V = 5.0 V 8 pf Othr Pins 6 pf I WP (Not 5) WP Input urrnt V IN < V IH, V = 5.5 V 130 I (Not 5) ddrss Input urrnt (0, 1, 2) Product Rv H: 2402 Product Rv : 2404, 2408, 2416 V IN < V IH, V = 3.3 V 120 V IN < V IH, V = 1.7 V 80 V IN > V IH 2 V IN < V IH, V = 5.5 V 50 V IN < V IH, V = 3.3 V 35 V IN < V IH, V = 1.7 V 25 V IN > V IH 2 4. hs paramtrs ar tstd initially and aftr a dsign or procss chang that affcts th paramtr according to appropriat Q100 and J tst mthods. 5. Whn not drivn, th WP, 0, 1 and 2 pins ar pulld down to GN intrnally. For improvd nois immunity, th intrnal pull down is rlativly strong; thrfor th xtrnal drivr must al to supply th pull down currnt whn attmpting to driv th input HIGH. o consrv powr, as th input lvl xcds th trip point of th MO input uffr (~ 0.5 x V), th strong pull down rvrts to a wak currnt sourc. al 6... HRRII (Not 6) (V = 1.8 V to 5.5 V, = 40 to +125 and V = 1.7 V to 5.5 V, = 40 to +85, unlss othrwis spcifid.) ymol Paramtr tandard Fast Min Max Min Max F lock Frquncy 100 400 khz t H: R ondition Hold im 4 0.6 s t OW ow Priod of lock 4.7 1.3 s t HIGH High Priod of lock 4 0.6 s t U: R ondition tup im 4.7 0.6 s t H: ata In Hold im 0 0 s t U: ata In tup im 250 100 ns t R and Ris im 1000 300 ns t F (Not 6) and Fall im 300 300 ns t U:O OP ondition tup im 4 0.6 s t BUF Bus Fr im Btwn OP and R 4.7 1.3 s t ow to ata Out Valid 3.5 0.9 s t H ata Out Hold im 100 100 ns i (Not 6) Nois Puls Filtrd at and Inputs 100 100 ns t U:WP WP tup im 0 0 s t H:WP WP Hold im 2.5 2.5 s t WR Writ ycl im 5 5 ms t PU (Nots 7, 8) Powr up to Rady Mod 1 1 ms 6. st conditions according to st onditions tal. 7. std initially and aftr a dsign or procss chang that affcts this paramtr. 8. t PU is th dlay twn th tim V is stal and th dvic is rady to accpt commands. Units 3

2401, 2402, 2404, 2408, 2416 al 7... ONIION Input riv vls Input Ris and Fall im Input Rfrnc vls Output Rfrnc vl Output st oad 0.2 x V to 0.8 x V 50 ns 0.3 x V, 0.7 x V 0.5 x V urrnt ourc I O = 3 m (V 2.5 V); I O = 1 m (V < 2.5 V); = 100 pf Powr On Rst (POR) ach 24xx* incorporats Powr On Rst (POR) circuitry which protcts th intrnal logic against powring up in th wrong stat. 24xx dvic will powr up into tandy mod aftr V xcds th POR triggr lvl and will powr down into Rst mod whn V drops low th POR triggr lvl. his i dirctional POR fatur protcts th dvic against rown out failur following a tmporary loss of powr. *For common faturs, th 2401/02/04/08/16 will rfrrd to as 24xx. Pin scription : h rial lock input pin accpts th rial lock gnratd y th Mastr. : h rial ata I/O pin rcivs input data and transmits data stord in PROM. In transmit mod, this pin is opn drain. ata is acquird on th positiv dg, and is dlivrd on th ngativ dg of. 0, 1 and 2: h ddrss inputs st th dvic addrss whn cascading multipl dvics. Whn not drivn, ths pins ar pulld OW intrnally. WP: h Writ Protct input pin inhiits all writ oprations, whn pulld HIGH. Whn not drivn, this pin is pulld OW intrnally. Functional scription h 24xx supports th Intr Intgratd ircuit (I 2 ) Bus data transmission protocol, which dfins a dvic that snds data to th us as a transmittr and a dvic rciving data as a rcivr. ata flow is controlld y a Mastr dvic, which gnrats th srial clock and all R and OP conditions. h 24xx acts as a lav dvic. Mastr and lav altrnat as ithr transmittr or rcivr. I 2 Bus Protocol h I 2 us consists of two wirs, and. h two wirs ar connctd to th V supply via pull up rsistors. Mastr and lav dvics connct to th 2 wir us via thir rspctiv and pins. h transmitting dvic pulls down th lin to transmit a 0 and rlass it to transmit a 1. ata transfr may initiatd only whn th us is not usy (s haractristics). uring data transfr, th lin must rmain stal whil th lin is high. n transition whil is high will intrprtd as a R or OP condition (Figur 2). h R condition prcds all commands. It consists of a HIGH to OW transition on whil is HIGH. h R acts as a wak up call to all rcivrs. snt a R, a lav will not rspond to commands. h OP condition complts all commands. It consists of a OW to HIGH transition on whil is HIGH. NO: h I/O pins of 24xx do not ostruct th and lins if th V supply is switchd off. uring powr up, th and pins (connctd with pull up rsistors to V) will follow th V monotonically from V (0 V) to nominal V valu, rgardlss of pull up rsistor valu. h dlta twn th V and th instantanous voltag lvls during powr ramping will dtrmind y th rlation twn us tim constant (dtrmind y pull up rsistanc and us capacitanc) and actual V ramp rat. vic ddrssing h Mastr initiats data transfr y crating a R condition on th us. h Mastr thn roadcasts an 8 it srial lav addrss. For normal Rad/Writ oprations, th first 4 its of th lav addrss ar fixd at 1010 (h). h nxt 3 its ar usd as programmal addrss its whn cascading multipl dvics and/or as intrnal addrss its. h last it of th slav addrss, R/W, spcifis whthr a Rad (1) or Writ (0) opration is to prformd. h 3 addrss spac xtnsion its ar assignd as illustratd in Figur 3. 2, 1 and 0 must match th stat of th xtrnal addrss pins, and a 10, a 9 and a 8 ar intrnal addrss its. cknowldg ftr procssing th lav addrss, th lav rsponds with an acknowldg () y pulling down th lin during th 9th clock cycl (Figur 4). h lav will also acknowldg th addrss yt and vry data yt prsntd in Writ mod. In Rad mod th lav shifts out a data yt, and thn rlass th lin during th 9 th clock cycl. s long as th Mastr acknowldgs th data, th lav will continu transmitting. h Mastr trminats th sssion y not acknowldging th last data yt (No) and y issuing a OP condition. Bus timing is illustratd in Figur 5. 4

2401, 2402, 2404, 2408, 2416 R ONIION OP ONIION Figur 2. tart/top iming 1 0 1 0 2 1 0 R/W 2401 and 2402 1 0 1 0 2 1 a 8 R/W 2404 1 0 1 0 2 a 9 a 8 R/W 2408 1 0 1 0 a 10 a 9 a 8 R/W 2416 Figur 3. lav ddrss Bits FROM MR BU R Y (RNMIR) 1 8 9 BU R Y (RIVR) OUPU FROM RNMIR OUPU FROM RIVR R Y ( t ) Figur 4. cknowldg iming UP ( t U: ) t F t HIGH t R t OW t OW t U: t H: t H: t U: t U:O IN t t H t BUF OU Figur 5. Bus iming 5

2401, 2402, 2404, 2408, 2416 WRI OPRION Byt Writ In Byt Writ mod, th Mastr snds th R condition and th lav addrss with th R/W it st to zro to th lav. ftr th lav gnrats an acknowldg, th Mastr snds th yt addrss that is to writtn into th addrss pointr of th 24xx. ftr rciving anothr acknowldg from th lav, th Mastr transmits th data yt to writtn into th addrssd mmory location. h 24xx dvic will acknowldg th data yt and th Mastr gnrats th OP condition, at which tim th dvic gins its intrnal Writ cycl to nonvolatil mmory (Figur 6). Whil this intrnal cycl is in progrss (t WR ), th output will tri statd and th 24xx will not rspond to any rqust from th Mastr dvic (Figur 7). Pag Writ h 24xx writs up to 16 yts of data in a singl writ cycl, using th Pag Writ opration (Figur 8). h Pag Writ opration is initiatd in th sam mannr as th Byt Writ opration, howvr instad of trminating aftr th data yt is transmittd, th Mastr is allowd to snd up to fiftn additional yts. ftr ach yt has n transmittd th 24xx will rspond with an acknowldg and intrnally incrmnts th four low ordr addrss its. h high ordr its that dfin th pag addrss rmain unchangd. If th Mastr transmits mor than sixtn yts prior to snding th OP condition, th addrss countr wraps around to th ginning of pag and prviously transmittd data will ovrwrittn. Onc all sixtn yts ar rcivd and th OP condition has n snt y th Mastr, th intrnal Writ cycl gins. t this point all rcivd data is writtn to th 24xx in a singl writ cycl. cknowldg Polling h acknowldg () polling routin can usd to tak advantag of th typical writ cycl tim. Onc th stop condition is issud to indicat th nd of th host s writ opration, th 24xx initiats th intrnal writ cycl. h polling can initiatd immdiatly. his involvs issuing th start condition followd y th slav addrss for a writ opration. If th 24xx is still usy with th writ opration, No will rturnd. If th 24xx has compltd th intrnal writ opration, an will rturnd and th host can thn procd with th nxt rad or writ opration. Hardwar Writ Protction With th WP pin hld HIGH, th ntir mmory is protctd against Writ oprations. If th WP pin is lft floating or is groundd, it has no impact on th opration of th 24xx. h stat of th WP pin is strod on th last falling dg of immdiatly prcding th first data yt (Figur 9). If th WP pin is HIGH during th stro intrval, th 24xx will not acknowldg th data yt and th Writ rqust will rjctd. livry tat h 24xx is shippd rasd, i.., all yts ar FFh. BU IVIY: MR R V R R a 7 a 0 d 7 d 0 O P P V * For th 2401 a 7 = 0 Figur 6. Byt Writ qunc 6

2401, 2402, 2404, 2408, 2416 8th Bit Byt n t WR OP ONIION Figur 7. Writ ycl iming R ONIION R BU IVIY: MR R V R R n n+1 n+p O P P V n = 1 P 15 Figur 8. Pag Writ qunc R 1 8 9 1 8 a 7 a 0 d 7 d 0 t U:WP WP t H:WP Figur 9. WP iming 7

2401, 2402, 2404, 2408, 2416 Immdiat Rad Upon rciving a lav addrss with th R/W it st to 1, th 24xx will intrprt this as a rqust for data rsiding at th currnt yt addrss in mmory. h 24xx will acknowldg th lav addrss, will immdiatly shift out th data rsiding at th currnt addrss, and will thn wait for th Mastr to rspond. If th Mastr dos not acknowldg th data (No) and thn follows up with a OP condition (Figur 10), th 24xx rturns to tandy mod. lctiv Rad lctiv Rad oprations allow th Mastr dvic to slct at random any mmory location for a rad opration. h Mastr dvic first prforms a dummy writ opration y snding th R condition, slav addrss and yt addrss of th location it wishs to rad. ftr th R OPRION 24xx acknowldgs th yt addrss, th Mastr dvic rsnds th R condition and th slav addrss, this tim with th R/W it st to on. h 24xx thn rsponds with its acknowldg and snds th rqustd data yt. h Mastr dvic dos not acknowldg th data (No) ut will gnrat a OP condition (Figur 11). quntial Rad If during a Rad sssion, th Mastr acknowldgs th 1 st data yt, thn th 24xx will continu transmitting data rsiding at susqunt locations until th Mastr rsponds with a No, followd y a OP (Figur 12). In contrast to Pag Writ, during quntial Rad th addrss count will automatically incrmnt to and thn wrap around at nd of mmory (rathr than nd of pag). In th 2401, th intrnal addrss count will not wrap around at th nd of th 128 yt mmory spac. BU IVIY: N O MR R V R OP P V 8 9 8th Bit OU NO Figur 10. Immdiat Rad qunc and iming OP BU IVIY: MR R V R R R V R N O O P P BU IVIY: V Figur 11. lctiv Rad qunc N O MR V R O P P V n n+1 n+2 n+x Figur 12. quntial Rad qunc 8

2401, 2402, 2404, 2408, 2416 PG IMNION PIP 8, 300 mils 646 IU YMBO MIN NOM MX PIN # 1 INIFIION 1 5.33 1 2 2 c 0.38 2.92 0.36 1.14 0.20 9.02 3.30 0.46 1.52 0.25 9.27 4.95 0.56 1.78 0.36 10.16 7.62 7.87 8.25 1 B 6.10 7.87 6.35 2.54 B 7.11 10.92 2.92 3.30 3.80 OP VIW 2 1 2 c B I VIW N VIW Nots: (1) ll dimnsions ar in millimtrs. (2) omplis with J M-001. 9

2401, 2402, 2404, 2408, 2416 PG IMNION OI 8, 150 mils 751B IU O YMBO MIN NOM MX 1.35 1.75 1 0.10 0.25 0.33 0.51 1 c 0.19 4.80 0.25 5.00 5.80 6.20 1 3.80 4.00 1.27 B h 0.25 0.50 PIN # 1 INIFIION 0.40 1.27 θ 0º 8º OP VIW h 1 θ c I VIW N VIW Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J M-012. 10

2401, 2402, 2404, 2408, 2416 PG IMNION OP8, 4.4x3 948 IU O YMBO MIN NOM MX 1.20 1 0.05 0.15 2 0.80 0.90 1.05 0.19 0.30 1 c 0.09 0.20 2.90 3.00 3.10 6.30 6.40 6.50 1 4.30 4.40 4.50 0.65 B 1.00 RF 1 θ 0.50 0.60 0.75 0º 8º OP VIW 2 1 c I VIW 1 1 N VIW Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J MO-153. 11

2401, 2402, 2404, 2408, 2416 PG IMNION MOP 8, 3x3 846 IU O YMBO MIN NOM MX 1.10 1 0.05 0.10 0.15 2 0.75 0.85 0.95 0.22 0.38 c 0.13 0.23 1 2.90 4.80 3.00 4.90 3.10 5.00 1 2.90 3.00 3.10 0.65 B 0.40 0.60 0.80 1 0.95 RF 2 θ 0.25 B 0º 6º OP VIW 2 I 1 c I VIW N VIW 2 Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J MO-187. I 1 12

2401, 2402, 2404, 2408, 2416 PG IMNION FN8, 2x3 511 IU 2 PIN#1 INIFIION PIN#1 INX R 1 2 OP VIW I VIW BOOM VIW YMBO MIN NOM MX 0.70 0.75 0.80 1 0.00 0.02 0.05 2 0.45 0.55 0.65 2 3 0.20 RF 0.20 0.25 0.30 3 1.90 2.00 2.10 2 1.30 1.40 1.50 FRON VIW 2.90 3.00 3.10 2 1.20 1.30 1.40 0.50 YP 0.20 0.30 0.40 Nots: (1) ll dimnsions ar in millimtrs. (2) omplis with J MO-229. 13

2401, 2402, 2404, 2408, 2416 PG IMNION O 23, 5 419 IU O YMBO 1 MIN NOM MX 1.00 0.01 0.05 0.10 2 0.80 0.87 0.90 0.30 0.45 c 0.12 0.15 0.20 1 2.90 B 2.80 B 1 1.60 B 0.95 YP 0.30 0.40 0.50 1 0.60 RF 2 0.25 B OP VIW θ 0º 8º 2 1 1 c 2 I VIW N VIW Nots: (1) ll dimnsions ar in millimtrs. ngls in dgrs. (2) omplis with J MO-193. 14

2401, 2402, 2404, 2408, 2416 PG IMNION OP 5 483 02 IU H 2X 2X NO 5 0.10 0.20 0.05 5 4 1 2 3 H G B 5X 0.20 B ING PN J I Z M I Z ORING FOOPRIN* NO: 1. IMNIONING N ORNING PR M Y14.5M, 1994. 2. ONROING IMNION: MIIMR. 3. MXIMUM HIN INU FINIH HIN. MINIMUM HIN I H MINIMUM HIN OF B MRI. 4. IMNION N B O NO INU MO FH, PRORUION, OR G BURR. 5. OPION ONRUION: N IION RIMM I OW IN HI OION. RIMM NO O XN MOR HN 0.2 FROM BOY. MIIMR IM MIN MX 3.00 B B 1.50 B 0.90 1.10 0.25 0.50 G 0.95 B H 0.01 0.10 J 0.10 0.26 0.20 0.60 1.25 1.55 M 0 10 2.50 3.00 0.95 0.037 1.9 0.074 2.4 0.094 1.0 0.039 0.7 0.028 10:1 mm inchs *For additional information on our P Fr stratgy and soldring dtails, plas download th ON miconductor oldring and Mounting chniqus Rfrnc Manual, ORRM/. 15

2401, 2402, 2404, 2408, 2416 PG IMNION UFN8, 2x3 XN P 517Z IU O P IZ 1.8 x 1.8 2 PIN #1 INIFIION PIN #1 INX R 1 2 OP VIW I VIW BOOM VIW YMBO MIN NOM MX 0.45 0.50 0.55 1 0.00 0.02 0.05 3 0.127 RF 0.20 0.25 0.30 0.065 RF I 3 1.95 2.00 2.05 2 1.35 1.40 1.45 FRON VIW 2.95 3.00 3.05 2 1.25 1.30 1.35 0.50 RF 0.25 0.30 0.35 Nots: (1) ll dimnsions ar in millimtrs. (2) Rfr J MO-236/MO-252. 3 0.0-0.05 I 0.065 RF oppr xposd 16

2401, 2402, 2404, 2408, 2416 PG IMNION WP4, 0.84x0.86 567 IU PIN 1 RFRN 2X 2X NO 4 0.10 0.10 I 0.10 0.05 ÈÈ B OP VIW 1 I VIW 2 * i oat (Optional) ING PN NO 3 I 3* 2 NO: 1. IMNIONING N ORNING PR M Y14.5M, 1994. 2. ONROING IMNION: MIIMR. 3. UM, H ING PN, I FIN BY H PHRI ROWN OF H ON B. 4. OPNRIY PPI O PHRI ROWN OF H ON B. 5. IMNION I MUR H MXIMUM ON B IMR PR O UM. MIIMR IM MIN MX 0.28 0.38 1 0.08 0.12 2 0.23 RF 3* 0.025 RF 0.16 0.20 0.84 B 0.86 B 0.40 B * i oat (Optional) 4X 0.10 M B NO 5 B ROMMN ORING FOOPRIN* 1 PG OUIN 1 2 BOOM VIW 0.40 PIH 4X 0.18 0.40 PIH IMNION: MIIMR *For additional information on our P Fr stratgy and soldring dtails, plas download th ON miconductor oldring and Mounting chniqus Rfrnc Manual, ORRM/. 17

2401, 2402, 2404, 2408, 2416 PG IMNION WP5, 0.86x0.84 567 IU 5X PIN 1 RFRN 2X 2X NO 3 0.10 0.10 0.10 0.05 B OP VIW 1 I VIW 2 ING PN NO: 1. IMNIONING N ORNING PR M Y14.5M, 1994. 2. ONROING IMNION: MIIMR. 3. UM, H ING PN, I FIN BY H PHRI ROWN OF H ON B. 4. OPNRIY PPI O PHRI ROWN OF H ON B. 5. IMNION I MUR H MXIMUM ON- B IMR PR O UM. MIIMR IM MIN MX 0.29 0.39 1 0.10 0.14 2 0.23 RF 0.14 0.18 0.86 B 0.84 B 0.30 B 1 0.52 B NO 4 5X 0.10 M B PIN 1 RFRN B 1 2 3 BOOM VIW 1 ROMMN ORING FOOPRIN* 1 0.52 PIH PG OUIN 5X 0.16 0.30 PIH IMNION: MIIMR *For additional information on our P Fr stratgy and soldring dtails, plas download th ON miconductor oldring and Mounting chniqus Rfrnc Manual, ORRM/. 18

Ordring Information 2401 Ordring Information vic Ordr Numr 2401, 2402, 2404, 2408, 2416 pcific vic Marking Packag yp mpratur Rang (Not 9) ad Finish hipping 2401I G3 MM O 23 5 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2401VP2I G3* FN 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2401WI G3 2401WI OI 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2401W G3 2401WI OI 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2401YI G3 01 OP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2401Y G3 01 OP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2401ZI G3 BM MOP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402 Ordring Information (Nots 10, 11) vic Ordr Numr pcific vic Marking Packag yp mpratur Rang (Not 9) ad Finish hipping 2402WI G 2402H OI 8 Industrial NiPdu u, 100 Units / u 2402WI G 2402H OI 8 Industrial NiPdu u, 100 Units / u 2402WI G3 2402H OI 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402WI G3 2402H OI 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402W G3 2402H OI 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402W G3 2402H OI 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402YI G 02H OP 8 Industrial NiPdu u, 100 Units / u 2402YI G 02H OP 8 Industrial NiPdu u, 100 Units / u 2402YI G3 02H OP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402YI G3 02H OP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402Y G3 02H OP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402Y G3 02H OP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402VP2I G3* 1 FN 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402VP2IG3* 1 FN 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402VP2 G3* 1 FN 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402VP2G3* 1 FN 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402ZI G3 1 MOP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402Z G3 1 MOP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402ZI G3 1 MOP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402Z G3 1 MOP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402I G3 1 O 23 5 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402 G3 1 O 23 5 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402I G3 1 O 23 5 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402 G3 1 O 23 5 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402I G 2402H PIP 8 Industrial NiPdu u, 50 Units / u 2402 G 2402H PIP 8 xtndd NiPdu u, 50 Units / u 2402HU4IG3 1U UFN8 P Industrial NiPdu ap & Rl, 3,000 Units / Rl 2402HU4G3 1U UFN8 P xtndd NiPdu ap & Rl, 3,000 Units / Rl 2402I 3 1 OP 5 Industrial Matt in ap & Rl, 3,000 Units / Rl 9. Industrial tmpratur rang is 40 to +85 and xtndd tmpratur rang is 40 to +125. 10.Part numrs nding with for th 2402 ar for Grsham (Product Rv H) only di. 11. h 2402 non vic Ordr Numrs us Grsham di (Rv H) for dat cods, starting ugust 1st, 2012. hrfor th pcific vic Marking for ths OPNs rflct Rv H di. * h FN (VP2) packag is not rcommndd for nw dsigns. 19

2401, 2402, 2404, 2408, 2416 2404 Ordring Information vic Ordr Numr pcific vic Marking Packag yp mpratur Rang (Not 12) ad Finish hipping 2404WI G 2404 OI 8 Industrial NiPdu u, 100 Units / u 2404WI G3 2404 OI 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2404W G3 2404 OI 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2404YI G 04 OP 8 Industrial NiPdu u, 100 Units / u 2404YI G3 04 OP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2404Y G3 04 OP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2404VP2I G3* 2 FN 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2404I G 2404 PIP 8 Industrial NiPdu u, 50 Units / u 2404 G 2404 PIP 8 xtndd NiPdu u, 50 Units / u 2404ZI G3 2 MOP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2404Z G3 2 MOP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 24044R 4 WP 4 Industrial N/ ap & Rl, 5,000 Units / Rl 24045R 4 WP 5 Industrial N/ ap & Rl, 5,000 Units / Rl 2404I G3 2 O 23 5 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2404 G3 2 O 23 5 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2404HU4I G3 2U UFN8 P Industrial NiPdu ap & Rl, 3,000 Units / Rl 2404HU4 G3 2U UFN8 P xtndd NiPdu ap & Rl, 3,000 Units / Rl 2408 Ordring Information vic Ordr Numr pcific vic Marking Packag yp mpratur Rang (Not 12) ad Finish hipping 2408WI G 2408 OI 8 Industrial NiPdu u, 100 Units / u 2408WI G3 2408 OI 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2408W G3 2408 OI 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2408YI G 08 OP 8 Industrial NiPdu u, 100 Units / u 2408YI G3 08 OP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2408Y G3 08 OP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2408VP2I G3* 3 FN 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2408VP2 G3* 3 FN 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2408I G 2408 PIP 8 Industrial NiPdu u, 50 Units / u 2408 G 2408 PIP 8 xtndd NiPdu u, 50 Units / u 2408ZI G3 3 MOP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2408Z G3 3 MOP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 24084R 8 WP 4 Industrial N/ ap & Rl, 5,000 Units / Rl 24084R** 8 WP 4 Industrial N/ ap & Rl, 5,000 Units / Rl 24085R 8 WP 5 Industrial N/ ap & Rl, 5,000 Units / Rl 2408I G3 3 O 23 5 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2408 G3 3 O 23 5 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2408HU4I G3 3U UFN8 P Industrial NiPdu ap & Rl, 3,000 Units / Rl 2408HU4 G3 3U UFN8 P xtndd NiPdu ap & Rl, 3,000 Units / Rl 12. Industrial tmpratur rang is 40 to +85 and xtndd tmpratur rang is 40 to +125. * h FN (VP2) packag is not rcommndd for nw dsigns. ** 24084R is a acksid coatd vrsion. ontact factory for othr dnsitis. 20

2401, 2402, 2404, 2408, 2416 2416 Ordring Information vic Ordr Numr pcific vic Marking Packag yp mpratur Rang (Not 13) ad Finish hipping 2416WI G 2416 OI 8 Industrial NiPdu u, 100 Units / u 2416WI G3 2416 OI 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2416W G3 2416 OI 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2416YI G 16 OP 8 Industrial NiPdu u, 100 Units / u 2416YI G3 16 OP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2416Y G3 16 OP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2416VP2I G3* 4 FN 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2416VP2 G3* 4 FN 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2416I G 2416 PIP 8 Industrial NiPdu u, 50 Units / u 2416 G 2416 PIP 8 xtndd NiPdu u, 50 Units / u 2416ZI G3 4 MOP 8 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2416Z G3 4 MOP 8 xtndd NiPdu ap & Rl, 3,000 Units / Rl 24164R 6 WP 4 Industrial N/ ap & Rl, 5,000 Units / Rl 24165R 6 WP 5 Industrial N/ ap & Rl, 5,000 Units / Rl 2416I G3 4 O 23 5 Industrial NiPdu ap & Rl, 3,000 Units / Rl 2416 G3 4 O 23 5 xtndd NiPdu ap & Rl, 3,000 Units / Rl 2416HU4I G3 4U UFN8 P xtndd NiPdu ap & Rl, 3,000 Units / Rl 13. Industrial tmpratur rang is 40 to +85 and xtndd tmpratur rang is 40 to +125. 14. ll packags ar RoH compliant (ad fr, Halogn fr). 15. For information on tap and rl spcifications, including part orintation and tap sizs, plas rfr to our ap and Rl Packaging pcifications Brochur, BR8011/. 16. For dtaild information and a rakdown of dvic nomnclatur and numring systms, plas s th ON miconductor vic Nomnclatur documnt, N310/, availal at www.onsmi.com * h FN (VP2) packag is not rcommndd for nw dsigns. ON miconductor is licnsd y Philips orporation to carry th I 2 Bus Protocol. ON miconductor and ar rgistrd tradmarks of miconductor omponnts Industris, (I). I owns th rights to a numr of patnts, tradmarks, copyrights, trad scrts, and othr intllctual proprty. listing of I s product/patnt covrag may accssd at www.onsmi.com/sit/pdf/patnt Marking.pdf. I rsrvs th right to mak changs without furthr notic to any products hrin. I maks no warranty, rprsntation or guarant rgarding th suitaility of its products for any particular purpos, nor dos I assum any liaility arising out of th application or us of any product or circuit, and spcifically disclaims any and all liaility, including without limitation spcial, consquntial or incidntal damags. ypical paramtrs which may providd in I data shts and/or spcifications can and do vary in diffrnt applications and actual prformanc may vary ovr tim. ll oprating paramtrs, including ypicals must validatd for ach customr application y customr s tchnical xprts. I dos not convy any licns undr its patnt rights nor th rights of othrs. I products ar not dsignd, intndd, or authorizd for us as componnts in systms intndd for surgical implant into th ody, or othr applications intndd to support or sustain lif, or for any othr application in which th failur of th I product could crat a situation whr prsonal injury or dath may occur. hould Buyr purchas or us I products for any such unintndd or unauthorizd application, Buyr shall indmnify and hold I and its officrs, mploys, susidiaris, affiliats, and distriutors harmlss against all claims, costs, damags, and xpnss, and rasonal attorny fs arising out of, dirctly or indirctly, any claim of prsonal injury or dath associatd with such unintndd or unauthorizd us, vn if such claim allgs that I was nglignt rgarding th dsign or manufactur of th part. I is an qual Opportunity/ffirmativ ction mployr. his litratur is sujct to all applical copyright laws and is not for rsal in any mannr. PUBIION ORRING INFORMION IRUR FUFIMN: itratur istriution ntr for ON miconductor P.O. Box 5163, nvr, olorado 80217 U Phon: 303 675 2175 or 800 344 3860 oll Fr U/anada Fax: 303 675 2176 or 800 344 3867 oll Fr U/anada mail: ordrlit@onsmi.com N. mrican chnical upport: 800 282 9855 oll Fr U/anada urop, Middl ast and frica chnical upport: Phon: 421 33 790 2910 Japan ustomr Focus ntr Phon: 81 3 5817 1050 21 ON miconductor Wsit: www.onsmi.com Ordr itratur: http://www.onsmi.com/ordrlit For additional information, plas contact your local als Rprsntativ 2401/