54BCT244. Octal Buffers/Drivers. Memory DESCRIPTION: FEATURES: Logic Diagram

Similar documents
54BCT245. Octal Buffers Transceiver FEATURES: DESCRIPTION: Logic Diagram

54LVTH244A. 3.3V ABT 8-Bit Octal Buffers/Drivers FEATURES: DESCRIPTION: Logic Diagram

54LVTH Memory FEATURES: DESCRIPTION: 16-Bit Buffers/Drivers with 3-State Outputs. Logic Diagram

54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram

54LVTH V ABT16-Bit Transparent D-Type Latches DESCRIPTION: FEATURES: Logic Diagram 54LVTH16373

54LVTH FEATURES: DESCRIPTION: 16-Bit Bus Transceivers with 3-State Outputs. Logic Diagram

54LVTH PRELIMINARY. 3.3V 16-Bit Transparent D-Type Latches. Memory DESCRIPTION: FEATURES: Logic Diagram

Logic Diagram (PositiveLogic) 1/24 1OE/2OE 48/25 1LE/2LE 47/36 1D1/2D1 DESCRIPTION: DDC s 54LVTH bit transparent D-

7545B. 12-Bit Buffered Multiplying Digital to Analog Converter FEATURES: DESCRIPTION: 7545B BLOCK DIAGRAM

16-Channel CMOS Analog Multiplexer. Memory

OP490. Quad Low Voltage Micropower Operational Amplifier FEATURES: DESCRIPTION: Logic Diagram (One Amplifier)

CMOS Quad Rail-to-Rail I/O Op Amp DESCRIPTION: FEATURES: Logic Diagram

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

Low-Power Quad Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram. RAD-PAK technology-hardened against natural space radiation

8-Channel Fault-Protected Analog Multiplexer

INTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.

74ABT bit buffer/line driver, non-inverting (3-State)

P54FCT373T/74fct373T OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)

P54FCT240T/74fct240T FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic. ESD protection exceeds 2000V

28LV Megabit (128K x 8-Bit) EEPROM. Memory DESCRIPTION: FEATURES: 28LV011A. Logic Diagram

OP400A. Quad Low-Offset, Low-Power Operational Amplifier FEATURES: DESCRIPTION: Memory. Logic Diagram (One Amplifier)

A13 A12 A11 A10 ROW DECODER DQ0 INPUT DATA CONTROL WE OE DESCRIPTION: DDC s 32C408B high-speed 4 Megabit SRAM

28C010T. 1 Megabit (128K x 8-Bit) EEPROM. Memory FEATURES: DESCRIPTION: Logic Diagram

74LVT244B 3.3V Octal buffer/line driver (3-State)

P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

CBTS3306 Dual bus switch with Schottky diode clamping

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION

P54FCT244/74fct244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

CBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping

DATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20

FST Bit Low Power Bus Switch

CBTD3257 Quad 1-of-2 multiplexer/demultiplexer with level shifting

UNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125

CBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion

54ABT Bit Transparent Latch with TRI-STATE Outputs

DM74ALS652 Octal 3-STATE Bus Transceiver and Register

74LVT LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

89LV Megabit (512K x 32-Bit) Low Voltage MCM SRAM 89LV1632 FEATURES: DESCRIPTION: Logic Diagram. 16 Megabit (512k x 32-bit) SRAM MCM

74LVT245 74LVTH245 Low Voltage Octal Bidirectional Transceiver with 3-STATE Inputs/Outputs

INTEGRATED CIRCUITS. 74F1244 Octal buffer (3-State) Product specification Apr 04. IC15 Data Handbook

74F253 Dual 4-bit input multiplexer (3-State)

9240LP LPTVREF. Memory DESCRIPTION: FEATURES: 14-Bit, 10 MSPS Monolithic A/D Converter with LPT ASIC. 9240LP Block Diagram 9240LP

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs

74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs

MILITARY SPECIFICATION

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

768A PRELIMINARY. Memory FEATURES: DESCRIPTION: 16-BIT, 30 MSPS DIGITAL-TO-ANALOG CONVERTER 768A. Functional Block Diagram

DM74ALS652/74ALS652-1 Octal 3-STATE Bus Transceiver and Register

Microprocessor-compatible 8-Bit ADC. Memory FEATURES: Logic Diagram DESCRIPTION:

DM74LS126A Quad 3-STATE Buffer

UNISONIC TECHNOLOGIES CO., LTD U74HCT245

SPLVDS032RH. Quad LVDS Line Receiver with Extended Common Mode FEATURES DESCRIPTION PIN DIAGRAM. Preliminary Datasheet June

PI3C3126. Description. Features. 14-Pin Configuration. Applications. Block Diagram. 16-Pin Configuration. Truth Table (1) Pin Description.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

54FCT240 Octal Buffer/Line Driver with TRI-STATE Outputs

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

FST Bit Bus Switch

CD54/74AC245, CD54/74ACT245

INTEGRATED CIRCUITS. 74F258A Quad 2-line to 1-line selector/multiplexer, inverting (3-State) Product specification 1996 Jan 05 IC15 Data Handbook

UNISONIC TECHNOLOGIES CO., LTD

DM74AS651 DM74AS652 Octal Bus Transceiver and Register

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

74LVCE1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT. Pin Assignments. Description NEW PRODUCT. Features. Applications

INTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19

74ALVT V/3.3V 16-bit buffer/driver with 30 termination resistors (3-State)

FSTU32160A 16-Bit to 32-Bit Multiplexer/Demultiplexer Bus Switch with 2V Undershoot Protection

74LVC125A. Pin Assignments. Description. Features. Applications QUADRUPLE 3-STATE BUFFERS 74LVC125A

74LCX125 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR PROGRAMMABLE LOGIC, MONOLITHIC SILICON. Inactive for new design after 28 July 1995.

7809ALP 16-Bit Latchup Protected Analog to Digital Converter

FST32X Bit Bus Switch

PI3CH200 2-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

74LCX244TTR LOW VOLTAGE CMOS OCTAL BUS BUFFER (3-STATE) WITH 5V TOLERANT INPUTS AND OUTPUTS

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

7809ALP 16-Bit Latchup Protected Analog to Digital Converter

HSTL bit to 18-bit HSTL to LVTTL memory address latch with 12 kohm pull-up resistor INTEGRATED CIRCUITS

DS96172/DS96174 RS-485/RS-422 Quad Differential Line Drivers

PI5C3384 PI5C3384C PI5C32384 (25Ω)

74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

PI3CH360 3-Channel 2:1 Mux/DeMux, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

INTEGRATED CIRCUITS. 74ABT574A Octal D-type flip-flop (3-State) Product specification 1995 May 22 IC23 Data Handbook

INTEGRATED CIRCUITS. HSTL bit to 18-bit HSTL-to-LVTTL memory address latch. Product data 2001 Jun 16

74LVT LVTH16373 Low Voltage 16-Bit Transparent Latch with 3-STATE Outputs

74AC244B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs

74AC541B OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

PI3CH Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug

M74HCT244TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

74ACT240TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (INVERTED)

1 OE 1D 2D 2Q 3Q 3D 4D 4Q GND 10

74ACT541TTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

128 Channel Multiplexer DESCRIPTION: FEATURES: See page 2 for pin assignments. (631) Fax: (631)

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

Transcription:

Logic Diagram FEATURES: 3-state outputs drive bus lines or buffer memory address registers RAD-PAK radiation-hardened against natural space radiation Total dose hardness: - >100 krad (Si), depending upon space mission Package: - 20-pin RAD-PAK flat package Operating temperature range: -55 to 125 C P-N-P inputs reduce DC loading Typical V OLP (output ground bounce) - < 0.8 V at =3.3 V, =25 C ESD protection exceeds 2000 V DESCRIPTION: Maxwell Technologies octal buffers and line drivers features a greater than 100 krad (Si) total dose tolerance; depending upon space misssion. The is organized as two 4-bit drivers with separate output enable (OE) inputs. When OE is low, the device passes data from the A inputs to the Y outputs. When OE is high, the outputs are in the high impedance state. Maxwell Technologies' patented RAD-PAK packaging technology incorporates radiation shielding in the microcircuit package. It eliminates the need for box shielding while providing the required radiation shielding for a lifetime in orbit or a space mission. In a GEO orbit, RAD-PAK provides true greater than 100 krad (Si) total radiation dose tolerance, dependent upon space mission. This product is available with packaging and screening up to Class S. 1 (858) 503-3300 - Fax: (858) 503-3301 - www.maxwell.com

TABLE 1. PINOUT DESCRIPTION PIN SYMBOL DESCRIPTION 1, 19 1OE-2OE Output Enables 2, 4, 6, 8 1A1-1A4 Input 3, 5, 7, 9 2Y4-2Y1 Output 10 GND Ground 11, 13, 15, 17 2A1-2A4 Input 12, 14, 16, 18 1Y4-1Y1 Output 20 Power Supply TABLE 2. ABSOLUTE MAXIMUM RATINGS 1 PARAMETER SYMBOL MIN MAX UNIT Supply Voltage Range -0.5 7.0 V Input Voltage Range 2 V I -0.5 7.0 V Voltage Range Applied to any Output in the Disable or Power-Off V O -0.5 5.5 V State 2 Voltage Range Applied to any Output in High State 2 V O -0.5 V Current Into Any Output in the Low State I O -- 96 ma Total Power Dissipation @ = +55 C 3 P D -- 651 mw Operating Temperature Range -55 125 C Storage Temperature Range T S -65 150 C 1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. 2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 3. Must be able to withstand the additional P D due to short circuit test, e.g. I DS. The P D number is based upon dc values. TABLE 3. DELTA LIMITS PARAMETER VARIATION I CC(OP) ±10% of specified value on Table 5 I OZH ±10% of specified value on Table 5 I OZL ±10% of specified value on Table 5 2

TABLE 4. RECOMMENDED OPERATING CONDITIONS 1 PARAMETER SYMBOL MIN MAX UNIT Supply Voltage 4.5 5.5 V High-Level Input Voltage V IH 2.0 -- V Low-Level Input Voltage V IL -- 0.8 V High-Level Output Current I OH -- -12 ma Low-Level Output Current I OL -- 48 ma Input Clamp Current I IK -- -18 ma Thermal Impedance Flat Package Θ JC -- 5.56 C/W Operating Temperature -55 125 C 1. All unused control inputs must be held high or low to ensure proper device operation. TABLE 5. DC ELECTRICAL CHARACTERISTICS ( = 5V ±10%, = -55 C TO 125 C, UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL TEST CONDITIONS MIN MAX UNIT Input Clamp Voltage V IK = 4.5 V I I = -18 ma -- -1.2 V High-Level Output Voltage I V OH = 4.5 V OH = -3 ma 2.4 -- V I OH = -12 ma 2 -- Low-Level Output Voltage V OL = 4.5 V I OL = 48 ma -- 0.55 V Input Current I I = 7 V 0.1 ma Off-State Output Current High-Level Voltage I OZH = 2.7 V -- 50 µa Applied Off-State Output Current Low-Level Voltage I OZL = 5.5 V V O = 0.5 V -- -50 µa Applied High Level Input Current I IH1 = 7 V -- 0.1 ma I IH2 = 2.7 V -- 20 µa Low Level Input Current I IL = 0.5 V -- -1.0 ma Short-circuit Output Current 1 I OS = 5.5 V V O = 0.0 V -100-225 ma Supply Current, Outputs High I CCH = 5.5 V Outputs Open -- 40 ma Supply Current, Outputs Low I CCL = 5.5 V Outputs Open -- 80 ma Supply Current, Outputs Disabled to High I CCZ = 5.5 V Outputs Open -- 10 ma Impedance State 1. Not more than one output should be shorted at one time and the duration of test shall not exceed one second. 3

TABLE 6. AC ELECTRICAL CHARACTERISTICS ( = 5V ±10%, = -55 C TO 125 C, UNLESS OTHERWISE SPECIFIED) PARAMETER SYMBOL TEST CONDITIONS MIN MAX UNIT Propagation Delay Time An to Yn Output Enable Time OE to Yn Output Disable Time OE to Yn t PLH = 4.5 to 5.5 V C L 0.9 5.3 ns t PHL = -55 to +125 C 1.4 6 1.2 4.4 t PLH = 5.0 V C L t PHL = +25 C 1.7 5 2 9 ns t PZH = 4.5 to 5.5 V C L t PZL = -55 to +125 C 2 9.4 2 7.8 t PZH = 5.0 V C L t PZL = +25 C 2 8.1 2 8 ns t PHZ = 4.5 to 5.5 V C L t PLZ = -55 to +125 C 2 9.8 2 6.7 t PHZ = 5.0 V C L t PLZ = +25 C 2 7.6 TABLE 7. FUNCTION TABLE (EACH BUFFER) INPUTS OUTPUT OE A Y l H H L L L H X Z 4

FIGURE 1. LOAD CIRCUIT FOR OUTPUTS FIGURE NOTE: 1. C L INCLUDES PROBE AND JOG CAPACITANCE PARAMETER MEASUREMENT INFORMATION TEST T PLH /T PHL T PLZ /T PZL T PHZ /T PZH S1 Open 6V GND FIGURE 2. VOLTAGE WAVEFORMS PULSE DURATION FIGURE 3. OUTPUT ENABLE TIMING 5

FIGURE 4. VOLTAGE SETUP AND HOLD TIMES FIGURE 5. PROPAGATION DELAY TIMES INVERTING AND NON-INVERTING OUTPUTS Figure Notes: 2. All input pulses are supplied by generators having the following characteristics: PRR < 10 MHz, Z O = 50Ω, t r < 2.5 ns, t f < 2.5 ns. 3. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 4.The outputs are measured one at a time with one transition per measurement. 6

20 PIN RAD-PAK FLAT PACKAGE SYMBOL DIMENSION MIN NOM MAX A 0.128 0.141 0.154 b 0.015 0.017 0.022 c 0.003 0.005 0.009 D 0.470 0.480 0.490 E 0.287 0.295 0.303 E1 -- -- 0.333 E2 0.155 0.160 -- E3 0.030 0.068 -- e 0.050BSC L 0.370 0.380 0.390 Q 0.035 0.039 0.042 S1 0.005 0.007 -- N 20 F20-01 Note: All dimensions in inches 7

Important Notice: These data sheets are created using the chip manufacturer s published specifications. Maxwell Technologies verifies functionality by testing key parameters either by 100% testing, sample testing or characterization. The specifications presented within these data sheets represent the latest and most accurate information available to date. However, these specifications are subject to change without notice and Maxwell Technologies assumes no responsibility for the use of this information. Maxwell Technologies products are not authorized for use as critical components in life support devices or systems without express written approval from Maxwell Technologies. Any claim against Maxwell Technologies must be made within 90 days from the date of shipment from Maxwell Technologies. Maxwell Technologies liability shall be limited to replacement of defective parts. 8

Product Ordering Options Model Number RP F X Feature Option Details Screening Flow Package Monolithic S = Maxwell Class S B = Maxwell Class B E = Engineering (testing @ +25 C) I = Industrial (testing @ -55 C, +25 C, +125 C) F = Flat Pack Radiation Feature RP = RAD-PAK package Base Product Nomenclature 9