Measurement of Laddering Wave in Lossy Serpentine Delay Line

Similar documents
Analysis of Laddering Wave in Double Layer Serpentine Delay Line

AS THE cycle time of computer systems falls into the

Equivalent Circuit Model Overview of Chip Spiral Inductors

Impact of etch factor on characteristic impedance, crosstalk and board density

Aries QFP microstrip socket

AS the cycle time of computer systems falls into the subnanosecond

Schematic-Level Transmission Line Models for the Pyramid Probe

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Lambert Simonovich 5/28/2012

Aries Kapton CSP socket

VLSI is scaling faster than number of interface pins

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

An Overview of Modal Transmission Schemes

Introduction to Electromagnetic Compatibility

Chapter 4. Problems. 1 Chapter 4 Problem Set

Aries CSP microstrip socket Cycling test

Microcircuit Electrical Issues

A Signal Integrity Measuring Methodology in the Extraction of Wide Bandwidth Environmental Coefficients

Advanced Transmission Lines. Transmission Line 1

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Probe Card Characterization in Time and Frequency Domain

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles

ELEC Course Objectives/Proficiencies

Plastic straw: future of high-speed signaling

Experimental Analysis of Via-hole-ground Effects in Microwave Integrated Circuits at X-band

Improving TDR/TDT Measurements Using Normalization Application Note

OPEN SOURCE CABLE MODELS FOR EMI SIMULATIONS

FDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems

An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure

THE WIDE USE of optical wavelength division multiplexing

Modeling the Effect of Wire Resistance in Deep Submicron Coupled Interconnects for Accurate Crosstalk Based Net Sorting

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Analysis of Microstrip Circuits Using a Finite-Difference Time-Domain Method

Adjusting Signal Timing (Part 1)

Characteristic Variation of 3-D Solenoid Embedded Inductors for Wireless Communication Systems

Progress In Electromagnetics Research Letters, Vol. 9, 59 66, 2009

EM Analysis of RFIC Transmission Lines

A Novel Simplified Four-Port Scattering Parameter Model for Design of Four-Pair Twisted-Pair Cabling Systems for Local Area Networks

PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS

A Bottom-Up Approach to on-chip Signal Integrity

BASIS OF ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUIT Chapter VI - MODELLING PCB INTERCONNECTS Corrections of exercises

Waveguides. Metal Waveguides. Dielectric Waveguides

Broadband Substrate to Substrate Interconnection

ADVANCES in NATURAL and APPLIED SCIENCES

Efficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields

AN IMPROVED MODEL FOR ESTIMATING RADIATED EMISSIONS FROM A PCB WITH ATTACHED CABLE

HIGH-SPEED integrated circuits require accurate widebandwidth

Variable-Segment & Variable-Driver Parallel Regeneration Techniques for RLC VLSI Interconnects

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Electronic Package Failure Analysis Using TDR

if the conductance is set to zero, the equation can be written as following t 2 (4)

PRELIMINARY PRELIMINARY

Full Wave Analysis of Planar Interconnect Structures Using FDTD SPICE

544 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 31, NO. 3, AUGUST /$ IEEE

Interconnect/Via CONCORDIA VLSI DESIGN LAB

Where Did My Signal Go?

Optically reconfigurable balanced dipole antenna

Chapter 2. Literature Review

PARALLEL coupled-line filters are widely used in microwave

Impedance and Electrical Models

Series Micro Strip Patch Antenna Array For Wireless Communication

Accurate In Situ Measurement of Peak Noise and Delay Change Induced by Interconnect Coupling

Characterization and Measurement Based Modeling

Analysis of Multiconductor Quasi-TEM Transmission Lines and Multimode waveguides

MICROWAVE ENGINEERING-II. Unit- I MICROWAVE MEASUREMENTS

Skin Effect: A Natural Phenomenon for Minimization of Ground Bounce in VLSI RC Interconnect Shilpi Lavania

Lecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology

Extraction of Transmission Line Parameters and Effect of Conductive Substrates on their Characteristics

CAD oriented study of Polyimide interface layer on Silicon substrate for RF applications

CIRCUITS. Raj Nair Donald Bennett PRENTICE HALL

THE PROBLEM of electromagnetic interference between

FEM SIMULATION FOR DESIGN AND EVALUATION OF AN EDDY CURRENT MICROSENSOR

A MINIATURIZED OPEN-LOOP RESONATOR FILTER CONSTRUCTED WITH FLOATING PLATE OVERLAYS

IT HAS become well accepted that interconnect delay

An on-chip antenna integrated with a transceiver in 0.18-µm CMOS technology

Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

DESIGN OF A PLANAR MONOPOLE ULTRA WIDE BAND PATCH ANTENNA

Aries Kapton CSP socket Cycling test

Good Performance RF-MEMS SP2T Switches in CPW Configuration for Space Applications

Comparative Analysis of Intel Pentium 4 and IEEE/EMC TC-9/ACEM CPU Heat Sinks

Relationship Between Signal Integrity and EMC

Investigation on Performance of high speed CMOS Full adder Circuits

Microstrip even-mode half-wavelength SIR based I-band interdigital bandpass filter

ALTHOUGH zero-if and low-if architectures have been

364 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 29, NO. 2, MAY Nansen Chen, Hongchin Lin, Member, IEEE, and Jeng-Yuan Lai

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

CROSS-COUPLING capacitance and inductance have. Performance Optimization of Critical Nets Through Active Shielding

B2501 B Series 0.5mm (.0197) Pitch

Extraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements

Modeling and Analysis of Multichip Module Power Supply Planes

Gain Enhancement of Rectangular Microstrip Patch Antenna Using T-Probe Fed for Mobile and Radio Wireless Communication Applications

Methodology for MMIC Layout Design

Design and experimental realization of the chirped microstrip line

Design of Kickerhiurnper Magnet and PF'N for PAR

A 6 : 1 UNEQUAL WILKINSON POWER DIVIDER WITH EBG CPW

A Simulation Study of Simultaneous Switching Noise

Application Note AN-13 Copyright October, 2002

SHIELDING EFFECTIVENESS

Transcription:

International Journal of Applied Science and Engineering 2006.4, 3: 291-295 Measurement of Laddering Wave in Lossy Serpentine Delay Line Fang-Lin Chao * Department of industrial Design, Chaoyang University of Technology, Wufong, Taichung 41349, Taiwan, R.O.C. Abstract: The clock signals are required integrity over the system, it is desirable that all clock signals are distributed with a uniform delay. The backward crosstalk among the sections of a serpentine delay line accumulates to appear as a laddering wave in the receiving waveform. This occurrence results in severe signal distortion. The lossy effect of thin-film serpentine delay line has been investigated with both simulation and experiment approaches. The test microstrip serpentine line was made on silicon substrate; the TDT measurement results have been verified with those obtained by the SPICE simulation. Due to the effect of the resistive line, the laddering waves in lossy serpentine were depressed. Keywords: lossy delay line; crosstalk; serpentine. Introduction The number of applications of integrated circuits in high-performance computing, telecommunications, and consumer electronics has been rising steadily. The logic complexity per chip has been increasing exponentially. The monolithic integration of a large number of functions on a single chip usually provides: 1. Less area and volume 2. Less power consumption 3. Higher reliability 4. Higher speed The stability of clock signals is highly important for high speed system. Clock signals should have minimum rise and fall times, specified duty cycles, and zero skew. In reality, clock signals have nonzero skews and noticeable rise and fall times; duty cycles can also vary. In fact, as much as 10% of a machine cycle time is expended to allow realistic clock skews in large computer systems [1]. Since clock signals are required almost uniformly over the system, it is desirable that all clock signals are distributed with a uniform delay. Consequently, there is the needs of equal interconnect lengths to distribute clock signals with minimal skews. Several approaches have been proposed to minimize the clock skew. The most famous one is the H-tree method. The delay line is usually introduced to minimize the clock skew. The serpentine delay line shown in Figure 1 is a typical design, which consists of numbers of transmission line sections closely packed to each other [2]. Intuitively, the total time delay should be proportional to the total length of the delay line. However, the crosstalk may cause a drastic deterioration of the total time delay [3]. * Corresponding author; e-mail: flin@mail.cyut.edu.tw Accepted for Publication: December 29, 2006 2006 Chaoyang University of Technology, ISSN 1727-2394 Int. J. Appl. Sci. Eng., 2006. 4, 3 291

Fang-Lin Chao Recently, thin-film module with small device dimension is utilized for high density interconnects. It is thus essential in this lossy delay line design to predict the penalty of the delay time incurred by the crosstalk between these closely packed transmission line sections. 2. Qualitative Description Crosstalk problems are usually encountered in circuit boards and modules due to electromagnetic coupling between parallel transmission lines. An illustrative model has been proposed to qualitatively describe the physical mechanism [4]. Consider the simplest case of two parallel transmission lines. A ramp pulse of risetime t r, under the assumption of weak coupling. Let τbe the per-unit-length propagation delay and l be the length of the transmission line. The crosstalk at the near and far ends can be written as V V NE V ( K NE A( V A( t 2 td ) d K FE t d V A( t t ) (1) dt FE ( d where t d = τ.l, V A ( t ) is the voltage at the sending end of the active line, the proportional constants are will reach a saturated value of V NEN = K NE.V A. If 2 t d is smaller than t r, the maximum value of the near end crosstalk will reduce proportionally. The crosstalk at the far end is of a much narrower width as compared with the near end crosstalk. Its maximum value is inversely proportional to the risetime and increases as the transmission lines become longer. Consider the serpentine delay line shown in Figure 1, which consists of six parallel transmission line sections. All the sections have the same width to maintain the characteristic impedance. When the signal propagates along a certain section of the delay line, it will induce crosstalk in all other sections. If the risetime is smaller than the round-trip time 2 t d. The signal reaches the receiver at t = 6 t d. The crosstalk arriving the receiver at different time periods (at t = 2n.t d, where n is an integer) is of the same trapezoidal shape. Consequently, the whole waveform behaves like going upstairs and thus is named a laddering wave. For a serpentine delay line consisting of 2N sections, the laddering wave before the main signal arrives will include N ladders. The highest level of the laddering wave before the arrival of the main signal is 2N-1 times the value of the near end crosstalk between two adjacent transmission lines [5]. K NE 1 1 C 12 L 12 ( kc kl ) 4 4 C 22 L11 1 1 C 12 L 12 K FE ( kc kl ) 2 2 (2) C 22 L11 where C 12 is mutual capacitance between the lines, C 22 is self capacitance of the line and L 12 is mutual inductance between the lines, L 22 is the self inductance of the line. k C and k L are the capacitive and inductive coupling coefficients between the lines. When the risetime t r, is smaller than the round-trip time 2 t d, the near end crosstalk Figure 1. Schematic diagram of serpentine delay line 3. Simulation and Measurement Let V(z, and I (z, denote the vectors of the voltages and currents along the transmission lines, respectively. They satisfy the telegraphists equations 292 Int. J. Appl. Sci. Eng., 2006. 4, 3

Measurement of Laddering Wave in Lossy Serpentine Delay Line V ( z, [ L] I( z, z t I( z, [ C] V ( z, z t (3) where [L] and [C] are the inductance and capacitance matrices, respectively. By a suitable change of basis, the line voltages and currents can be transformed to the modal voltages V d (z, and currents I d (z, [6]. All the modes propagate independently to each other and the propagation delay τare different for different modes. Due to the small cross section of line and finite conductivity of the metallization, the thin-film line sections have notable resistance. Assume that the resistance matrix of the coupled transmission lines is diagonal and that each transmission line section has a total resistance of r. To simplify the analysis, the lossy transmission lines are modeled as lossless transmission lines with both ends cascading lumped resistance of r/2. The coupled transmission lines can be decomposed into the superposition of the modes, each of which propagates independently and can be modeled as a single ideal transmission line by PSPICE [7]. The transformation from the modal voltages and currents back to the line voltages and currents can be fulfilled in terms of the voltage controlled voltage sources (VCVS) and the current controlled current sources (CCCS) [8]. Consider the six-section serpentine delay line in Figure 1 having the cross section shown in Figure 2. The driver and load resistances are chosen R S = R L = 50Ω while the risetime of the source V S ( is 150 ps. The line resistance per unit length of each microstrip line is r/l =1.184Ω /cm. The capacitance and inductance matrices can be computed once the geometries of the lines and the substrate are given [9]. The six coupled transmission lines can be modeled as a PSPICE subcircuit, which consists of six single transmission lines, twelve VCVS s, and twelve CCCS s. Once a subcircuit models the coupled transmission lines, the complete circuit can be simulated by including the driver and receiver resistances and defining the nodal connections at both the near and far ends. Figure 3 shows the simulated waveform at the receiving end for the case with section length l = 3.8 cm. The laddering wave in the receiving waveform behaves like the qualitative descriptions in section 2. The ripple near the jump due to different modal propagation speeds is small and negligible. Although the delay line has six sections, the receiving waveform reaches about 0.065V after four delay units. The value is not greater than the receiver threshold level. Hence, the crosstalk does not result in delay penalty in this case. Figure 2. Cross section of the six-section lossy serpentine delay line. (line width: 20μm, line spacing: 20μm, line thickness: 3μm, dielectric thickness : 8μm/εr=3.4) Figure 3. Simulation waveform of the serpentine delay line A test vehicle has been fabricated with Int. J. Appl. Sci. Eng., 2006. 4, 3 293

Fang-Lin Chao thin-film technology on silicon wafer. The microstrip conductor is made by aluminum, constructed on a dielectric supporting layer above ground plane. The measurement of transit signal is done by the time domain reflectometer TEK-CSA803 with 50 Ω Cascade micro-probe. There are ground pads near the signal pad to reduce the additional inductance during measurement. After the calibration process, a pulse of 1 volt (t r = 150ps) was sent through signal pad, both TDR (time domain reflection) and TDT (time domain transmission) signal were measured. Figure 4 shows the measured receiving waveforms for the cases of l = 3.8cm. The measured waveforms are quite similar to the simulated one shown in Figure 3. However, the measured ladder levels are slightly smoother than the simulated one. This discrepancy may be attributed to the neglect of the additional resistance due to the skin effect and the equivalent capacitance near the corners of the transmission lines. Both factors will slow down the leading edge of the signal. The results obtained by simulation and measurement show significant signal distortion in the rising edge. For a serpentine delay line consisting of 2N sections, the laddering wave before the main signal arrives will include N ladders. The highest level of the laddering wave before the arrival of the main signal should be 2N-1 times the value of the near end crosstalk between two adjacent transmission lines. But the results obtained by simulation and measurement of the lossy line, the highest level of the laddering wave was less then 2N-1 times the value. While the signal transmitted through the sections of the serpentine delay line, the resistive effect caused the transmitted signals degraded. Due to this effect of the resistive line, the laddering waves of serpentine were depressed. Consequently, lossy serpentine has less delay penalty than that of lossless line. Figure 4. Measured waveforms of the lossy serpentine delay line By performing the time domain simulation for different resistance value of transmission line section in serpentine line, we can observe the receiving signals with different line resistance. The levels of the three major ladders at the receiving end are shown in Figure 5. The t d number indicates the receiving voltage at specific delay unit. As can be indicated on the figure, the ladder level is inversely proportional to the resistance of the transmission line section. Figure 5. The relation of the ladder height of receiving signal vs line section resistance 294 Int. J. Appl. Sci. Eng., 2006. 4, 3

Measurement of Laddering Wave in Lossy Serpentine Delay Line 4 Conclusion The backward crosstalk among the sections of the lossy serpentine delay line accumulates in phase and appears as a laddering wave in the receiving waveform. The magnitude of the laddering wave is mainly dependent on the number of the sections and the coupling coefficients between adjacent sections. Measurement and simulation of signal distortion in lossy serpentine line have been performed. The laddering wave results in notable signal distortion. If the magnitude grows up to threshold level before the arrival of the main signal, it will cause delay penalty. Microwave Theory Tech. 35 : 131-136. [ 9] Weeks W. T. 1970. Calculation of coefficients of capacitance of multi-conductor transmission lines in the presence of a dielectric interface, IEEE Transfusion. Microwave Theory Technology. 18: 35-43. References [ 1] Kang S. M. and Leblebici Y. 2000. CMOS Digital Integrated Circuit - Analysis and Design. Prentice-Hall, Inc. :11-12. [ 2] Ozawa P. 1990. Thin film delay lines have a serpentine delay path, United States Patent 4942373. [ 3] Chao F. L. 1993. Timing skew of equal length serpentine routing, IEEE ASIC Symposium : 546-549. [ 4] Feller A., Kaupp H. R., and Digiacomo J. J. 1965. Crosstalk and reflections in high-speed digital systems, AFIPS Conference. In Procedings I965 Fall Joint Computer Conferenu. : 511-525. [ 5] Wu R. B., and Chao F. L. 1995. Laddering wave in serpentine delay line, IEEE Trans. on Components, Packaging, and Manufacturing Technology. 18: 644-650. [ 6] Chang C. S. 1976. Electrical design methodologies, in Electronic Materials Handbook Vol. 1: Packaging, Englewood Cliffs NJ, Prentice-Hall, Inc.: 452-460. [ 7] Microsim Corporation, Circuit Analysis Reference Manual 2000: 178-180. [ 8] Romeo F. and Santomaro M. 1987. Time-domain simulation of n coupled transmission lines, IEEE Transfusion. Int. J. Appl. Sci. Eng., 2006. 4, 3 295

Fang-Lin Chao 296 Int. J. Appl. Sci. Eng., 2006. 4, 3