SN54ABTE16245, SN74ABTE BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS SCBS226F JULY 1993 REVISED AUGUST 1996

Similar documents
SN54ABTE16245, SN74ABTE BIT INCIDENT-WAVE SWITCHING BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

CDC391 1-LINE TO 6-LINE CLOCK DRIVER WITH SELECTABLE POLARITY AND 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN54GTL16612, SN74GTL BIT LVTTL-TO-GTL/GTL+ UNIVERSAL BUS TRANSCEIVERS

74ACT11652 OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN74AHC1G04 SINGLE INVERTER GATE

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

74AC11873 DUAL 4-BIT D-TYPE LATCH WITH 3-STATE OUTPUTS SCAS095 JANUARY 1990 REVISED APRIL 1993

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE SOT (SC-70) DCK

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION PACKAGE

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

54AC11533, 74AC11533 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC04, SN74HC04 HEX INVERTERS

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SN74ACT STROBED FIRST-IN, FIRST-OUT MEMORY

ORDERING INFORMATION PACKAGE

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN54ALS244C, SN54AS244A, SN74ALS244C, SN74AS244A OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54AHC123A, SN74AHC123A DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS

SN54HC191, SN74HC191 4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS


SN54AHCT273, SN74AHCT273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR


SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

description/ordering information

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

These devices contain four independent 2-input NAND gates. The devices perform the Boolean function Y = A B or Y = A + B in positive logic.

SN75158 DUAL DIFFERENTIAL LINE DRIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN QUADRUPLE HALF-H DRIVER

L293D QUADRUPLE HALF-H DRIVER

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

SN54ALS299, SN74ALS299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN54221, SN54LS221, SN74221, SN74LS221 DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN54HC590A, SN74HC590A 8-BIT BINARY COUNTERS WITH 3-STATE OUTPUT REGISTERS SCLS039C DECEMBER 1982 REVISED MAY 1997

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

INTEGRATED CIRCUITS. 74LVC V Parallel printer interface transceiver/buffer. Product specification 1995 Nov 10 IC24 Low Voltage Handbook

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

6N135, 6N136, HCPL4502 OPTOCOUPLERS/OPTOISOLATORS

SN75150 DUAL LINE DRIVER

ORDERING INFORMATION PACKAGE

TIL306, TIL307 NUMERIC DISPLAYS WITH LOGIC

SN75150 DUAL LINE DRIVER

AVC Logic Family Technology and Applications

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

CD54AC74, CD74AC74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54LV174A, SN74LV174A HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

Transcription:

Support the ME64 ETL Specification Reduced, TTL-Compatible, Input Threshold Range High-Drive Outputs (I OH = 60 m, I OL = 90 m) Support 25-Ω Incident-Wave Switching CC IS Pin Minimizes Signal Distortion During Live Iertion Internal Pullup Resistor on Keeps Outputs in High-Impedance State During Power or Power Down Members of the Texas Itruments (TI) Widebus Family State-of-the-rt EPIC-ΙΙ icmos Design Significantly Reduces Power Dissipation Distributed CC and Pin Configuration Minimizes High-Speed Switching Noise 25-Ω Series Damping Resistor on Port us Hold on Data Inputs Eliminates the Need for External Pullup Resistors Package Optio Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-Mil Fine-Pitch Ceramic Flat (WD) Packages Using 25-mil Center-to-Center Spacings description SN54TE16245, SN74TE16245 SN54TE16245... WD PCKGE SN74TE16245... DGG OR DL PCKGE (TOP IEW) 1DIR 11 21 12 22 CC 13 23 14 24 15 25 16 26 CC 17 27 18 28 2DIR The TE16245 are 16-bit (dual-octal) noninverting 3-state traceivers designed for synchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements. These devices can be used as two 8-bit traceivers or one 16-bit traceiver. They allow data tramission from the bus to the bus or from the bus to the bus, depending on the logic level at the direction-control (DIR) input. The output-enable () input can be used to disable the device so that the buses are effectively isolated. When is low, the device is active. The port has a 25-Ω series output resistor to reduce ringing. ctive bus-hold inputs are also found on the port to hold unused or floating inputs at a valid logic level. The port provides for the precharging of the outputs via CC IS, which establishes a voltage between 1.3 and 1.7 when CC is not connected. The SN74TE16245 is available in TI s shrink small-outline package (DL), which provides twice the I/O pin count and functionality of standard small-outline packages in the same printed-circuit-board area. The SN54TE16245 is characterized for operation over the full military temperature range of 55 C to 125 C. The SN74TE16245 is characterized for operation from 40 C to 85 C. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 CC IS 11 21 12 22 CC 13 23 14 24 15 25 16 26 CC 17 27 18 28 Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus and EPIC-ΙΙ are trademarks of Texas Itruments Incorporated. PRODUCTION DT information is current as of publication date. Products conform to specificatio per the terms of Texas Itruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1996, Texas Itruments Incorporated POST OFFICE OX 655303 DLLS, TEXS 75265 1

SN54TE16245, SN74TE16245 FUNCTION TLE (each 8-bit section) INPUTS DIR OPERTION L L data to bus L H data to bus H X Isolation logic diagram (positive logic) 1DIR 1 2DIR 24 25 11 2 21 3 47 11 46 21 To Seven Other Channels To Seven Other Channels absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, CC.......................................................... 0.5 to 7 Input voltage range, I (except I/O ports) (see Note 1).................................. 0.5 to 7 oltage range applied to any output in the high state or power-off state, O.............. 0.5 to 5.5 Current into any output in the low state, I O.................................................. 128 m Input clamp current, I IK ( I < 0)........................................................... 18 m Output clamp current, I OK ( O < 0)........................................................ 50 m Maximum power dissipation at T = 55 C (in still air) (see Note 2): DGG package................. 0.85 W DL package.................... 1.2 W Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150 C and a board trace length of 750 mils. For more information, refer to the Package Thermal Coideratio application note in the T dvanced icmos Technology Data ook. 2 POST OFFICE OX 655303 DLLS, TEXS 75265

recommended operating conditio (see Note 3) SN54TE16245, SN74TE16245 SN54TE16245 SN74TE16245 MIN NOM MX MIN NOM MX CC Supply voltage 4.5 5 5.5 4.5 5 5.5 IH IL High-level input voltage Low-level input voltage 2 2 Except 1.6 1.6 0.8 0.8 Except 1.4 1.4 I Input voltage 0 CC 0 CC IOH IOL High-level output current Low-level output current bus 12 12 bus 24 60 bus 12 12 bus 64 90 t/ v Input traition rise or fall rate Outputs enabled 10 10 / T Operating free-air temperature 55 125 40 85 C NOTE 3: Unused pi (input or -bus I/O) must be held high or low to prevent them from floating. m m POST OFFICE OX 655303 DLLS, TEXS 75265 3

SN54TE16245, SN74TE16245 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PRMETER TEST CONDITIONS SN54TE16245 SN74TE16245 MIN TYP MX MIN TYP MX IK CC = 4.5, II = 18 m 1.2 1.2 OH OL II(hold) I(hold) II port port port CC = 5.5, IOH = 100 µ CC 0.2 CC 0.2 CC =45 4.5 IOH = 1 m 2.4 2.4 IOH = 12 m 2 2 CC = 5.5, IOH = 1 m 4.5 4.5 CC =45 4.5 CC = 4.5 port CC =45 4.5 port CC =45 4.5 IOH = 32 m 2.4 2.4 IOH = 64 m 2 IOL = 1 m 0.4 0.4 IOL = 12 m 0.8 IOL = 64 m 0.55 0.55 IOL = 90 m 0.9 I = 0.8 100 100 I = 2 100 100 µ CC = 5.5, I = 0 to 5.5 ±500 ±500 Control inputs CC = 5.5, I = CC or ±1 ±1 or ports CC = 5.5, I = CC or ±20 ±20 IOZH port CC = 5.5, O = 2.7 10 10 µ IOZL port CC = 5.5, O = 0.5 10 10 µ IO port port CC = 5.55, O =25 2.5 50 120 180 50 180 25 52 90 25 90 Ioff CC = 0, I or O 4.5, CCIS = 0 ±100 ±100 µ Outputs high 28 36 28 36 CC = 5.5, ICC or ports IO O = 0, Outputs low 38 48 38 48 m I = CC or Outputs disabled 20 32 20 32 µ m ICCD or ports CC = 5, high 0.02 0.02 m/ CL = 50 pf low 0.33 0.33 MHz Ci Control inputs I = 2.5 or 0.5 10 2.5 4 pf Cio I/O ports O = 2.5 or 0.5 13 4.5 8 pf ll typical values are at CC = 5, T = 25 C. The parameters IOZH and IOZL include the input leakage current. 4 POST OFFICE OX 655303 DLLS, TEXS 75265

SN54TE16245, SN74TE16245 live-iertion specificatio over recommended operating free-air temperature range PRMETER ICC (CCIS) O port CC = 0 IO port CC = 0 TEST CONDITIONS CC = 0 to 4.5, CCIS = 4.5 to 5.5, IO(DC) = 0 CC = 4.5 to 5.5, CCIS = 4.5 to 5.5, IO(DC) = 0 ll typical values are at CC = 5, T = 25 C. CC 0.5 < CCIS SN54TE16245 SN74TE16245 MIN TYP MX MIN TYP MX 250 700 250 700 20 20 CCIS = 4.5 to 5.5 1.1 1.5 1.9 1.1 1.5 1.9 CCIS = 4.75 to 5.25 1.3 1.5 1.7 1.3 1.5 1.7 O = 0, CCIS = 4.5 20 100 20 100 O = 3, CCIS = 4.5 20 100 20 100 µ µ switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C L = 50 pf (unless otherwise noted) (see Figure 2) PRMETER FROM (INPUT) TO (OUTPUT) CC = 5, T = 25 C SN54TE16245 SN74TE16245 MIN TYP MX MIN MX MIN MX 1.5 3.3 4.2 1.5 5.4 1.5 5.2 1.5 3.8 4.6 1.5 5.4 1.5 5.2 1.5 3 3.8 1.5 4.7 1.5 4.5 1.5 3.1 4 1.5 4.7 1.5 4.5 tpzh tpzl 2 3.9 5.3 2 6.4 2 6.2 2 4.4 5.9 2 7 2 6.8 tpzh tpzl 2 4.5 6 2 7.3 2 7.1 2 5 6.4 2 7.5 2 7.3 tphz tplz 2 4.9 5.9 2 7 2 6.7 2 3.7 4.6 2 5.4 2 5.1 tphz tplz 2 5.2 6.2 2 7.2 2 7 2 4 5 2 5.8 2 5.5 POST OFFICE OX 655303 DLLS, TEXS 75265 5

SN54TE16245, SN74TE16245 extended switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C L = 50 pf (unless otherwise noted) (see Note 4 and Figure 2) PRMETER FROM (INPUT) TO (OUTPUT) LOD RX =13Ω Ω RX =26Ω Ω RX =56Ω Ω CC = 5, T = 25 C SN54TE16245 SN74TE16245 MIN TYP MX MIN MX MIN MX 1.5 3.2 4 1.5 5 1.5 4.8 1.5 3.8 4.7 1.5 5.8 1.5 5.6 1.5 3.1 4 1.5 4.8 1.5 4.6 1.5 3.5 4.4 1.5 5.2 1.5 4.9 1.5 3 3.8 1.5 4.7 1.5 4.5 1.5 3.3 4.2 1.5 5.1 1.5 4.7 RX = 0.1 0.6 2 2 tsk(p) 0.4 0.8 2 2 sk(p) RX = 26 Ω 0.3 0.8 2 2 RX = 0.3 0.7 1.3 1.3 tsk(o) 0.7 1.1 1.3 1.3 sk(o) RX = 26 Ω 0.5 1 1.3 1.3 tt RX = 26 Ω 0.5 0.8 1.5 0.5 1.5 0.5 1.5 tt Rise or fall time 10% 90% tt is measured between 1 and 2 of the output waveform. tt is measured between 10% and 90% of the output waveform. NOTE 4: Limits are specified but not tested. 3.5 5.5 7.3 3.5 8.1 3.5 7.9 extended output characteristics over recommended ranges of supply voltage and operating free-air temperature, C L = 50 pf (see Note 4 and Figures 1 and 2) PRMETER tsk(temp) FROM (INPUT) TO (OUTPUT) tsk(load) NOTE 4: Limits are specified but not tested. TEST CONDITIONS LOD SN54TE16245 SN74TE16245 MIN MX MIN MX CC = Cotant, 3 2.5 T = 20 C RX = 56 Ω 4.5 4 CC = Cotant, Temperature = Cotant RX = 13, 26, or 56 Ω 4.5 4 6 POST OFFICE OX 655303 DLLS, TEXS 75265

SN54TE16245, SN74TE16245 PRMETER MESUREMENT INFORMTION Device 1 Y1 Y2 Device 1 Y1 Device 1 Yn 1 2 1 In Device n Yn tsk(o) tsk(load) tsk(temp) Y1 Device n Yn Y2 Yn NOTES:. Pulse skew, tsk(p), is defined as the difference in propagation delay times 1 and 1 on the same terminal at identical operating conditio.. Output skew, tsk(o), is defined as the difference in propagation delay of the fastest and slowest paths on a single device that originate at either a single input or multiple simultaneously switched inputs (e.g., 1 2 ). C. Temperature skew, tsk(temp), is the output skew of two devices, both having the same value of CC ± 1% and with package temperature differences of 20 C. D. Load skew, tsk(load), is measured with RX in Figure 2 at 13 for one unit and 56 for the other unit. Figure 1. oltage Waveforms for Extended Characteristics POST OFFICE OX 655303 DLLS, TEXS 75265 7

SN54TE16245, SN74TE16245 PRMETER MESUREMENT INFORMTION 7 S2 500 Ω 3.65 SWITCHING TLE LODS / ( and port) tplz/tpzl tphz/tpzh S1 S2 7 From Output Under Test CL = 50 pf (see Note ) S1 500 Ω RX 94 Ω 2 nf EXTENDED SWITCHING TLE LODS //tsk ( port) //tsk ( port) tt ( port) (see Note E) tt ( port) (see Note F) S1 Down Down S2 X X RX = 13, 26, or 56 Ω Input Output LOD CIRCUIT FOR OUTPUTS 1.5 1.5 1.5 1.5 OLTGE WEFORMS PROPGTION DELY TIMES 3 0 OH OL Output Control (low-level enabling) Output Waveform 1 S2 at 7 (see Note ) Output Waveform 2 S2 at (see Note ) tpzl tpzh 1.5 tplz 1.5 0 3.5 1.5 OL + 0.3 OL tphz 1.5 OLTGE WEFORMS ENLE ND DISLE TIMES 3 OH OH 0.3 0 NOTES:. CL includes probe and jig capacitance.. Waveform 1 is for an output with internal conditio such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditio such that the output is high except when disabled by the output control. C. ll input pulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO = 50 Ω, tr 2.5, tf 2.5. D. The outputs are measured one at a time with one traition per measurement. E. F. tt is measured between 1 and 2 of the output waveform. tt is measured between 10% and 90% of the output waveform.figure 1 Figure 2. Load Circuit and oltage Waveforms 8 POST OFFICE OX 655303 DLLS, TEXS 75265

IMPORTNT NOTICE Texas Itruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current. TI warrants performance of its semiconductor products and related software to the specificatio applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Certain applicatio using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ( Critical pplicatio ). TI SEMICONDUCTOR PRODUCTS RE NOT DESIGNED, INTENDED, UTHORIZED, OR WRRNTED TO E SUITLE FOR USE IN LIFE-SUPPORT PPLICTIONS, DEICES OR SYSTEMS OR OTHER CRITICL PPLICTIONS. Inclusion of TI products in such applicatio is understood to be fully at the risk of the customer. Use of TI products in such applicatio requires the written approval of an appropriate TI officer. Questio concerning potential risk applicatio should be directed to TI through a local SC sales office. In order to minimize risks associated with the customer s applicatio, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applicatio assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any licee, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Copyright 1996, Texas Itruments Incorporated