Homework Assignment 09

Similar documents
Homework Assignment 07

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Homework Assignment 07

Homework Assignment 06

55:041 Electronic Circuits

Homework Assignment Consider the circuit shown. Assume ideal op-amp behavior. Which statement below is true?

(b) 25% (b) increases

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Homework Assignment 02

BJT Amplifier. Superposition principle (linear amplifier)

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

Homework Assignment 03 Solution

55:041 Electronic Circuits

Common-Source Amplifiers

Homework Assignment 11

Prof. Paolo Colantonio a.a

Homework Assignment 12

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

0.85V. 2. vs. I W / L

Lecture 20. MOSFET (cont d) MOSFET 1-1

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Lecture 18. MOSFET (cont d) MOSFET 1-1

Lab 3: Very Brief Introduction to Micro-Cap SPICE

ELEC 350L Electronics I Laboratory Fall 2012

(a) Current-controlled and (b) voltage-controlled amplifiers.

Figure 1: JFET common-source amplifier. A v = V ds V gs

EE434 ASIC & Digital Systems

Design and Simulation of Low Voltage Operational Amplifier

Lab 6: MOSFET AMPLIFIER

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

Lab 5: MOSFET I-V Characteristics

Lab 5: MOSFET I-V Characteristics

Field Effect Transistors

UNIT 3: FIELD EFFECT TRANSISTORS

Laboratory 1 Single-Stage MOSFET Amplifier Analysis and Design Due Date: Week of February 20, 2014, at the beginning of your lab section

University of Pittsburgh

4. Differential Amplifiers. Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

55:041 Electronic Circuits The University of Iowa Fall Exam 1 Solution

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Fall and. Answer: Below. The. assumptions. base

Homework Assignment 06

Chapter 7: FET Biasing

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

ET475 Electronic Circuit Design I [Onsite]

Physics 160 Lecture 11. R. Johnson May 4, 2015

Special-Purpose Operational Amplifier Circuits

Physical Structure of CMOS Integrated Circuits

Microelectronics Circuit Analysis and Design

Chapter 8. Field Effect Transistor

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

Midterm 2 Exam. Max: 90 Points

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Radio Frequency Electronics

EE 230 Lab Lab 9. Prior to Lab

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

ECE 340 Lecture 40 : MOSFET I

Code: 9A Answer any FIVE questions All questions carry equal marks *****

INTRODUCTION: Basic operating principle of a MOSFET:

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

The Common Source JFET Amplifier

Digital Electronics Part II - Circuits

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

EE70 - Intro. Electronics

Three Terminal Devices

Homework Assignment 10

Well we know that the battery Vcc must be 9V, so that is taken care of.

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

EE105 Fall 2015 Microelectronic Devices and Circuits

Assist Lecturer: Marwa Maki. Active Filters

MOSFET Amplifier Design

Field Effect Transistor (FET) FET 1-1

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

Amplifiers Frequency Response Examples

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Lecture 16. MOSFET (cont d) Sunday 3/12/2017 MOSFET 1-1

ECE 310L : LAB 9. Fall 2012 (Hay)

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Field - Effect Transistor

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Homework Assignment 03

UNIT I - TRANSISTOR BIAS STABILITY

6. Field-Effect Transistor

Physics 364, Fall 2012, reading due your answers to by 11pm on Thursday

Chapter 8: Field Effect Transistors

Field Effect Transistors (FET s) University of Connecticut 136

Gechstudentszone.wordpress.com

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

DIGITAL VLSI LAB ASSIGNMENT 1

PHYSICS 330 LAB Operational Amplifier Frequency Response

Common-source Amplifiers

Chapter 6: Field-Effect Transistors

Chapter 6. BJT Amplifiers

You will be asked to make the following statement and provide your signature on the top of your solutions.

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

Transcription:

Question 1 (2 points each unless noted otherwise) Homework Assignment 09 1. For SPICE, Explain very briefly the difference between the multiplier M and Meg, as in a resistor has value 2M versus a resistor with value 2Meg? Answer: SPICE interprets M as milli and Meg as mega so that 2M is 0.002 Ω" and 2Meg is 2,000,000 Ω. 2. Consider the following drive circuit for an IR remote control. The drive signal is a 0 5 V square wave and VV CCCC = 9 V. The average current through the LED is a) 83 ma b) Need additional information c) 41 ma d) 58.3 ma e) 525 ma Answer: The BJT is off until the LED current reaches a peak of 0.7 12 = 58.3 ma. Then it turns on and prevents the MOSFET from turning on further. With a 70% duty cycles this peak corresponds to an average of 0.7 58.3 41 ma, so (c). 3. The following symbol indicates which type of transistor (circle one)? (a) n-channel MOSFET (b) n-channel JFET (c) p-channel MOSFET (d) n-channel JFET (e) BJT Answer: Option (a) 4. Explain with one word/phrase what every letter in CMOS mean. Answer: Complementary Metal Oxide Semiconductor 5. A MOSFET is biased such that II DD = 1 ma. What should gg mm be so that a 1-mVchange in VV GGGG results in a 1.78 μμa change in II DD? Answer: δδii DD = gg mm δvv GGGG (1.78 10 6 ) = (gg mm )(1 10 3 ) gg mm = 1.78 ma/v 1

6. Below are the characteristics for a MOSFET. What type of FET is this (circle one)? (a) (b) (c) (d) Enhancement PMOS Depletion PMOS Enhancement NMOS Depletion NMOS Answer : The subscript SG indicates a p- channel FET (the more common n-channel MOSFET has GS as in VV GGGG ) and note that increasing VV GGGG increases II DD, so this is an enhancement PMOS, so option (a) is the answer. 7. Which one of the MOSFETs in the circuits below behaves as a non-linear resistor? (1) (2) (3) (a) Only (1) (b) Only (2) (c) Only 3 (d) Both (1) and (3) (e) All (f) None Answer: Option (e) 8. Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage? (a) (b) Answer: (a) 2

Question 2 For the circuit shown, ββ =350, and II CC = 2.5 ma. What is the voltage gain AA vv = vv oo vv ii? (2 points) Solution The voltage gain is approximately 1 (this is a follower; RR cc does not affect the gain) Question 3 Consider the following circuit. Assume that VV TTTT = 1.5 V, KK nn = 1.5 ma V 2, and λλ = 0. What is VV DDDD(SSSSSS)? Answer: VV DDDD(ssssss) = VV GGGG VV TTTT = 2 1.5 = 0.5 V Question 4 The figure is a plot of the open-loop gain function for the LT1007 voltage amplifier. An engineer will use the amplifier as a non-inverting amplifier with a mid-frequency voltage gain of 10. (a) What is the GBP of the LT1007? (2 points) (b) Use the plot and estimate the bandwidth of the feedback amplifier. (2 points) (c) Write an expression for the gain AA(ff) for the feedback amplifier. (2 points) (a) The open loop gain is 120 db (1 10 6 ) at ff = 10 Hz, so the GBP is 10 MHz. Alternatively, the BW is about 10 MHz when the open loop gain is 0, so the GBP is 10 MHz. (b) A voltage gain of 10 is equivalent to a gain of 20 log 10 (10) = 20 db. A horizontal line at 20 db intercepts the LT1007 gain curve at 950 khz. Alternatively, from the GBP, with a gain of 10, the bandwidth is 1 MHz. (c) The closed-loop response is AA(ff) = 10 ff 1+jj 1 10 6 3

Question 5 (N. 4.44) The source follower shown has VV TTTT = 0.4 V, KK nn = 0.5 ma V 2, and λλ = 0. The power supply is VV DDDD = 3 V, and CC CC1 = 1 μμf a) Design the circuit (by specifying the resistors) such that RR ii = 300K, II DDDD = 0.25 ma, and VV DDDDDD = 1.5 V. (6 points) b) Perform a quick estimate of the small-signal voltage gain. (1 point) c) Next, perform a small-signal analysis and calculate the small-signal voltage gain. (4 points) d) Perform a small-signal analysis to determine the output resistance RR oo. (4 points) e) Calculate the input resistance RR ii. (1 point) f) Calculate the lower 3-dB frequency. (3 points) g) Perform a Micro-Cap SPICE simulation to check your calculations. For the transistor, use the $GENERIC_N part, and set LAMBDA = 0, W = 200u, L = 20u, KP = 100u, and VTO = 0.4. 1) Perform a Dynamic DC analysis to find II DDDD and VV DDDDDD. 2) Perform an AC analysis to find the gain at 100 Hz and the lower 3-dB frequency. 3) Perform an AC analysis to find RR OO at 100 Hz. 4) Perform an AC analysis to find RR ii at 100 Hz. For the Micro-Cap SPICE analysis, show schematics for (1) (4) and for (2) (4) the simulation outputs. Pay attention to font sizes, line thickness, etc., and use annotation to clarify your work. You must also submit four separate, ready to run, SPICE files to ICON. Summarize your calculated and SPICE values in table. Solution Part (a) VV DDDDDD = 1.5 V implies that the quiescent voltage across RR ss is also 1.5 V. With II DDDD = 0.25 ma this means that RR ss = 1.5 0.25 = 6K. II DD = KK NN (VV TTTT VV GGGG ) 2 0.25 = 0.5(0.4 VV GGGG ) 2 Solving for VV GGGG (using Excel, but one can do this algebraically, a graphing calculator, or Matlab) yields VV GGGG = 1.107 V. Consequently, VV GG = 1.107 + 1.5 = 2.607 V. Next we need to determine values for RR 1 and RR 2 such that RR 1 3 = 2.607, RR 1 + RR 2 and RR 1 RR 2 = 300 K Solving yields RR 1 = 2.29M and RR 2 = 345K. Part (b) This is a source follower so that the voltage gain should be 1. This is because the circuit is a source follower. However, MOSFETs have low gg mm so the voltage gain will be 10 20% less, so that a rough estimate would be AA vv 0.8. 4

Part (c) Shown is a small-signal model for determining the voltage gain. Note that vv ii + vv gggg + vv OO = 0 so that vv gggg = vv ii vv OO. KCL at the source, assuming current flow away from the source gives vv OO RR SS gg mm vv gggg = 0 vv OO RR SS + gg mm (vv ii vv OO ) AA vv = vv OO vv ii = Substituting the numerical values for gg mm and RR SS yields AA vv = (0.7071 ms)(6k) 1 + (0.7071 ms)(6k) = 4.423 1 + 4.423 = 0.809 gg mmrr SS 1 + gg mm RR SS Part (d) Shown is a small-signal model for calculating the output resistance. KCL at the source, using the convention that current flow away from the source is gg mm vv gggg II xx + VV xx RR SS = 0 Note that vv gggg = VV xx so that the KCL equation becomes gg mm VV xx II xx + VV xx RR SS = 0 Solving for RR OO = VV xx II xx yields RR OO = RR SS (1 + gg mm RR SS ). Substituting the numerical values for gg mm and RR SS yields RR OO = 6K (1 + (6K)(0.7071 ms )) = 1.14K Part (e) The gate current is essentially zero so that RR ii = RR 1 RR 2 = 299.8K 300K Part (f) The coupling capacitor CC CC1 sees the input resistance RR ii so that ff 3dB = 1 2ππRR ii CC CC1 = 0.531 Hz 5

Part g (Micro-Cap SPICE simulation) Part 1: Dynamic DC analysis Shown is the output from the Dynamic DC analysis. Note that VV DDDDDD = 1.505 V and II DDDD = 0.251 ma. These values are close to the target design values. Part 2: AC analysis for gain and bandwidth. Left: Micro-Cap SPICE schematic. Right: AC analysis output. The voltage gain is 0.808. The 3-dB frequency is where the gain drops to 0.808 2 = 0.571. The plot shows that this occurs at 0.526 Hz. Part 3: Determining RR OO Left: Micro-Cap schematic for determining RR oo. Right: Simulation output, showing that the output resistance at 100 Hz is 1.152K 6

Part 4: Determining RR ii Left: Micro-Cap schematic for determining RR ii. Right: Simulation output, showing that the input resistance at 100 Hz is 299.74K Calculation Micro-Cap SPICE AA vv 0.809 0.808 ff 3dB 0.531 Hz 0.526 Hz RR oo 1.14K 1.152K RR ii 299.8K 299.74K The voltage gain is 0.808. The 3-dB frequency is where the gain drops to 0.808 2 = 0.571. The plot shows that this occurs at 0.526 Hz. 7

Question 6 Text book problem 3.26 Question 7 Text book problem 3.37 Question 8 Text book problem 4.34 Question 9 Text book problem 4.34 Question 10 Text book problem 4.61 8

9

10