MC10EL16, MC100EL V ECL Differential Receiver

Similar documents
MC10EP08, MC100EP V / 5V ECL 2-Input Differential XOR/XNOR

MC100EP16VS. 3.3V / 5V ECL Differential Receiver/Driver with Variable Output Swing

MC100LVELT20 Product Preview 3.3VНLVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT20 is a 3.3 V TTL/CMOS to differential PECL

MC10ELT22, MC100ELT22. 5VНDual TTL to Differential PECL Translator

MC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register

MC10EP142, MC100EP V / 5 VНECL 9 Bit Shift Register

NB6L V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator

MC10EP57, MC100EP V / 5V ECL 4:1 Differential Multiplexer

LOGIC DIAGRAM AND PINOUT ASSIGNMENT V CC TTL PECL 3. MARKING DIAGRAMS* ORDERING INFORMATION PIN DESCRIPTION HLT20 ALYW KLT20 ALYW

NB4N855S 3.3 V, 1.5 Gb/s Dual AnyLevel to LVDS Receiver/Driver/Buffer/ Translator

NB7L32M. 2.5V/3.3V, 14GHz 2 Clock Divider w/cml Output and Internal Termination

MC10EP51, MC100EP V / 5VНECL D Flip Flop with Reset and Differential Clock

NB6L V / 3.3V Differential 2 X 2 Crosspoint Switch with LVPECL Outputs. Multi-Level Inputs w/ Internal Termination

NB7V52M. 1.8V / 2.5V Differential D Flip-Flop w/ Reset and CML Outputs. Multi Level Inputs w/ Internal Termination

NBSG16M. 2.5 V/3.3 V Multilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer

NB6N11S. 3.3 V 1:2 AnyLevel Input to LVDS Fanout Buffer / Translator

MC10EL33, MC100EL33. 5V ECL 4 Divider

MC100EL29. 5VНECL Dual Differential Data and Clock D Flip Flop With Set and Reset

NBXDBA V, MHz / MHz LVPECL Clock Oscillator

MC100EP V 2:1:9 Differential HSTL/PECL/LVDS to HSTL Clock Driver with LVTTL Clock Select and Enable

NBXDBA V, 75 MHz / 150 MHz LVPECL Clock Oscillator

NBSG53ABAR2. 2.5V/3.3VНSiGe Selectable Differential Clock and Data D Flip Flop/Clock Divider with Reset and OLS*

NBXDBA019, NBXHBA019, NBXSBA V, 125 MHz / 250 MHz LVPECL Clock Oscillator

NBXSBA /3.3 V, MHz LVPECL Clock Oscillator

MC10E155, MC100E155. 5VНECL 6 Bit 2:1 Mux Latch

NBXDBA V, 62.5 MHz / 125 MHz LVPECL Clock Oscillator

NBXHGA /3.3 V, MHz LVPECL Clock Oscillator

NBXSBA024, NBXSBB024, NBXMBB V / 3.3 V, MHz LVPECL Clock Oscillator

NB100LVEP V/3.3 V 2:1:15 Differential ECL/PECL 1/ 2 Clock Driver

NBXDPA V / 3.3 V, MHz / MHz LVDS Clock Oscillator

NBXDPA V / 3.3 V, 125 MHz / 250 MHz LVDS Clock Oscillator

NBVSPA V, MHz LVDS Voltage-Controlled Clock Oscillator (VCXO) PureEdge Product Series

MC10ELT24, MC100ELT24. 5V TTL to Differential ECL Translator

MC10E V, 5V Dual ECL Output Comparator with Latch

TOP VIEW. Maxim Integrated Products 1

NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier

MC100LVEP V / 3.3V ECL 2-Input Differential AND/NAND

MC100EPT22/D. MARKING DIAGRAMS* ORDERING INFORMATION SO 8 D SUFFIX CASE 751 KPT22 ALYW TSSOP 8 DT SUFFIX CASE 948R KA22 ALYW

MC100EL14. 5V ECL 1:5 Clock Distribution Chip

NB3N853531E. 3.3 V Xtal or LVTTL/LVCMOS Input 2:1 MUX to 1:4 LVPECL Fanout Buffer

MC10E137, MC100E VНECL 8-Bit Ripple Counter

MC100EL30. 5VНECL Triple D Flip Flop with Set and Reset

MC10EL52, MC100EL52. 5V ECL Differential Data and Clock D Flip Flop

NB4N121K. 3.3V Differential 1:21 Differential Fanout Clock Driver with HCSL level Output

MC100EPT V Dual LVTTL/LVCMOS to Differential LVPECL Translator

NOT RECOMMENDED FOR NEW DESIGNS 5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

MC100EPT V LVTTL/LVCMOS to LVPECL Translator

NB3N106K. 3.3V Differential 1:6 Fanout Clock Driver with HCSL Outputs

MC100EPT V LVTTL/LVCMOS to LVPECL Translator Description The MC100EPT622 is a 10- Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL (Positiv

NB3V8312C. Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer

MC10E V, -5V Dual ECL Output Comparator with Latch

MC100EP195B. 3.3V ECL Programmable Delay Chip

MARKING DIAGRAMS* ORDERING INFORMATION 8 1 SO 8 D SUFFIX CASE 751 KEP51 ALYW HEP51 ALYW 8 1 TSSOP 8 DT SUFFIX CASE 948R KP51 ALYW

NB7L14M. MARKING DIAGRAM* Features

MC10EP11, MC100EP V / 5V ECL 1:2 Differential Fanout Buffer

5V/3.3V DIFFERENTIAL 2-INPUT XOR/XNOR

NB3N108K. 3.3V Differential 1:8 Fanout Clock Data Driver with HCSL Outputs

MC10EP195, MC100EP V ECL Programmable Delay Chip

NB3N508S. 3.3V, 216 MHz PureEdge VCXO Clock Generator with M LVDS Output

PART N.C. 1 8 V CC V BB 4. Maxim Integrated Products 1

3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER WITH 2:1 INPUT MUX

MC100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator Description The MC100LVELT22 is a dual LVTTL/LVCMOS to differential LVPECL trans

5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK

NBSG72A. 2.5 V/3.3 V SiGe Differential 2 x 2 Crosspoint Switch with Output Level Select

MARKING DIAGRAMS* ORDERING INFORMATION KPT23 ALYW SO 8 D SUFFIX CASE 751 TSSOP 8 DT SUFFIX CASE 948R KA23 ALYW

NB4N840M. 3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination

3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

MC10EPT20, MC100EPT V LVTTL/LVCMOS to Differential LVPECL Translator

MC100EPT V Dual LVTTL/LVCMOS to Differential LVPECL Translator

NB4L V / 3.3V Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer

SY10EP33V/SY100EP33V. General Description. Features. Pin Configuration. Pin Description. 5V/3.3V, 4GHz, 4 PECL/LVPECL Divider.

NB7L1008M. 2.5V / 3.3V 1:8 CML Fanout. Multi Level Inputs w/ Internal Termination

NB6N14S 3.3 V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator

NB6L14S. 2.5 V 1:4 AnyLevel Differential Input to LVDS Fanout Buffer/Translator

NOT RECOMMENDED FOR NEW DESIGNS. 3.3V/5V 3GHz PECL/ECL 2:1 MULTIPLEXER

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

NB7VQ1006M. 1.8 V / 2.5 V 10 Gbps Equalizer Receiver with 1:6 Differential CML Outputs. Multi-Level Inputs W / Internal Termination

MC GHz Low Power Prescaler With Stand-By Mode

100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

NB7L111M. 2.5V/3.3V, 6.125Gb/s 2:1:10 Differential Clock/Data Driver with CML Output

MC100EPT VНLVTTL/LVCMOS to LVPECL Translator

Features. Truth Table (1)

2.5/3.3V 1:22 HIGH-PERFORMANCE, LOW-VOLTAGE PECL BUS CLOCK DRIVER & TRANSLATOR w/ INTERNAL TERMINATION

NB3L8543S. 2.5 V/3.3 V Differential 2:1 MUX to 4 LVDS Clock Fanout Buffer Outputs with Clock Enable and Clock Select

NCS Channel Video Amp with High Definition Reconstruction Filters

5V/3.3V, 3GHz PECL/LVPECL D FLIP-FLOP WITH SET AND RESET

ECL/PECL Dual Differential 2:1 Multiplexer

MC33201, MC33202, MC33204, NCV33202, NCV33204

3.3V DIFFERENTIAL LVPECL/CML/LVDS-to-LVTTL TRANSLATOR

3.3V/5V 2.5GHz PROGRAMMABLE DELAY

MC10H603, MC100H Bit Latch ECL to TTL Translator

NB4L V/3.3V Differential 2x10 Crosspoint Clock Driver with SDI Programmable Output Selects

NTMFS5C604NL. Power MOSFET. 60 V, 1.2 m, 276 A, Single N Channel

NB7V72M. 1.8V / 2.5V Differential 2 x 2 Crosspoint Switch with CML Outputs Clock/Data Buffer/Translator. Multi Level Inputs w/ Internal Termination

Features. Applications

NB6L572M. 2.5V / 3.3V Differential 4:1 Mux to 1:2 CML Clock/Data Fanout / Translator. Multi Level Inputs w/ Internal Termination

3.3 V Dual LVTTL to DIfferential LVPECL Translator

MC10H352. Quad CMOS to PECL* Translator

MC33272A, MC33274A, NCV33272A, NCV33274A. Single Supply, High Slew Rate, Low Input Offset Voltage Operational Amplifiers

Transcription:

MC0EL6, MC00EL6 5.0 V ECL ifferential Receiver The MC0EL/00EL6 is a differential receiver. The device is functionally equivalent to the E6 device with higher performance capabilities. With output transition times significantly faster than the E6, the EL6 is ideally suited for interfacing with high frequency sources. The V BB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to V BB as a switching reference voltage. V BB may also rebias AC coupled inputs. When used, decouple V BB and V CC via a 0.0 F capacitor and limit current sourcing or sinking to 0.5 ma. When not used, V BB should be left open. Under open input conditions (pulled to V EE ) internal input clamps will force the output LOW. The 00 Series contains temperature compensation. Features 90 ps Propagation elay PECL Mode Operating Range: V CC = 4.2 V to 5.7 V with V EE = 0 V NECL Mode Operating Range: V CC = 0 V with V EE = 4.2 V to 5.7 V Internal Input Pulldown Resistors Pb Free Packages are Available SOIC SUFFIX CASE 75 TSSOP T SUFFIX CASE 94R MARKING IAGRAMS* HEL6 ALYW HL6 ALYW KEL6 ALYW KL6 ALYW NC V CC 4S M 4 2H M 4 2 7 FN MN SUFFIX CASE 506AA V BB 3 4 6 5 V EE Figure. Logic iagram and Pinout Assignment H = MC0 L = Wafer Lot K = MC00 Y = Year 4S = MC0 2H = MC00 W = Work Week M = ate Code A = Assembly Location = Pb Free Package (Note: Microdot may be in either location) *For additional marking information, refer to Application Note AN002/. ORERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet. Semiconductor Components Industries, LLC, 200 Publication Order Number: MC0EL6/

MC0EL6, MC00EL6 Table. PIN ESCRIPTION PIN FUNCTION, ECL ata Inputs, ECL ata Outputs V BB Reference Voltage Output V CC Positive Supply V EE Negative Supply NC No Connect EP (FN only) Thermal exposed pad must be connected to a sufficient thermal conduit. Electrically connect to the most negative supply (GN) or leave unconnected, floating open. Table 2. ATTRIBUTES Internal Input Pulldown Resistor Internal Input Pullup Resistor ES Protection Characteristics Human Body Model Machine Model Charge evice Model Value 75 K N/A > 500 V > 00 V > 2 KV Moisture Sensitivity, Indefinite Time Out of rypack (Note ) Level Flammability Rating Oxygen Index: 2 to 34 UL 94 V 0 @ 0.25 in Transistor Count 47 Meets or Exceeds JEEC Spec EIA/JES7 IC Latchup Test. For additional information, see Application Note AN003/. Table 3. MAXIMUM RATINGS Symbol Parameter Condition Condition 2 Rating Units V CC PECL Mode Power Supply V EE = 0 V V V EE NECL Mode Power Supply V CC = 0 V V V I PECL Mode Input Voltage NECL Mode Input Voltage V EE = 0 V V CC = 0 V I out Output Current Continuous Surge V I V CC 6 V I V EE 6 I BB V BB Sink/Source ± 0.5 ma T A Operating Temperature Range 40 to +5 C T stg Storage Temperature Range 65 to +50 C JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm SOIC SOIC JC Thermal Resistance (Junction to Case) Standard Board SOIC 4 to 44 JA Thermal Resistance (Junction to Ambient) 0 lfpm 500lfpm TSSOP TSSOP JC Thermal Resistance (Junction to Case) Standard Board TSSOP 4 to 44 ± 5% JA Thermal Resistance (Junction to Ambient) 0 lfpm 500 lfpm FN FN 50 00 90 30 5 40 29 4 V V ma ma T sol Wave Solder Pb Pb Free <2 to 3 sec @ 24 C <2 to 3 sec @ 260 C 265 265 C JC Thermal Resistance (Junction to Case) (Note 2) FN 35 to 40 Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 2. JEEC standard multilayer board 2S2P (2 signal, 2 power) 2

MC0EL6, MC00EL6 Table 6. 00EL SERIES PECL C CHARACTERISTICS V CC = 5.0 V; V EE = 0 V (Note 9) 40 C 25 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit I EE Power Supply Current 22 22 2 26 ma V OH Output HIGH Voltage (Note 0) 395 3995 420 3975 4045 420 3975 4050 420 mv V OL Output LOW Voltage (Note 0) 370 3305 3445 390 3295 330 390 3295 330 mv V IH Input HIGH Voltage (Single Ended) 335 420 335 420 335 420 mv V IL Input LOW Voltage (Single Ended) 390 3525 390 3525 390 3525 mv V BB Output Voltage Reference 3.62 3.74 3.62 3.74 3.62 3.74 V V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note ) 2.5 4.6 2.5 4.6 2.5 4.6 V I IH Input HIGH Current 50 50 50 A I IL Input LOW Current 0.5 0.5 0.5 A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 9. Input and output parameters vary : with V CC. V EE can vary +0. V / 0.5 V. 0.Outputs are terminated through a 50 resistor to V CC 2.0 V.. V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V PP min and V. Table 7. 00EL SERIES NECL C CHARACTERISTICS V CC = 0 V; V EE = 5.0 V (Note 2) 40 C 25 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit I EE Power Supply Current 22 22 2 26 ma V OH Output HIGH Voltage (Note 3) 05 005 0 025 955 0 025 955 0 mv V OL Output LOW Voltage (Note 3) 30 695 555 0 705 620 0 705 620 mv V IH Input HIGH Voltage (Single Ended) 65 0 65 0 65 0 mv V IL Input LOW Voltage (Single Ended) 0 475 0 475 0 475 mv V BB Output Voltage Reference.3.26.3.26.3.26 V V IHCMR Input HIGH Voltage Common Mode Range (ifferential Configuration) (Note 4) 2.5 0.4 2.5 0.4 2.5 0.4 V I IH Input HIGH Current 50 50 50 A I IL Input LOW Current 0.5 0.5 0.5 A NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 2.Input and output parameters vary : with V CC. V EE can vary +0. V / 0.5 V. 3.Outputs are terminated through a 50 resistor to V CC 2.0 V. 4. V IHCMR min varies : with V EE, V IHCMR max varies : with V CC. The V IHCMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V PP min and V. 4

MC0EL6, MC00EL6 Table. AC CHARACTERISTICS V CC = 5.0 V; V EE = 0 V or V CC = 0 V; V EE = 5.0 V (Note 5) 40 C 25 C 5 C Symbol Characteristic Min Typ Max Min Typ Max Min Typ Max Unit f max Maximum Toggle Frequency.75 GHz t PLH Propagation elay to Output (iff) t PHL (SE) 25 75 375 425 75 25 325 375 205 55 20 20 355 405 ps t SKEW uty Cycle Skew (iff) (Note 6) 5 20 5 20 5 20 ps t JITTER Random Clock Jitter (RMS) 0.7 ps V PP Input Swing (Note 7) 50 000 50 000 50 000 mv t r t f Output Rise/Fall Times (20% 0%) 00 90 350 00 90 350 00 90 350 ps NOTE: evice will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. evice specification limit values are applied individually under normal operating conditions and not valid simultaneously. 5.0 Series: V EE can vary +0.25 V / 0.5 V. 00 Series: V EE can vary +0. V / 0.5 V. 6.uty cycle skew is the difference between a t PLH and t PHL propagation delay through a device. 7.V PP (min) is minimum input swing for which AC parameters guaranteed. The device has a C gain of 40. river evice Z o = 50 Z o = 50 Receiver evice 50 50 V TT V TT = V CC 2.0 V Figure 2. Typical Termination for Output river and evice Evaluation (See Application Note AN020/ Termination of ECL Logic evices.) 5

MC0EL6, MC00EL6 ORERING INFORMATION evice Package Shipping MC0EL6 SOIC 9 Units / Rail MC0EL6G SOIC 9 Units / Rail MC0EL6R2 SOIC MC0EL6R2G SOIC MC0EL6T TSSOP 9 Units / Rail MC0EL6TG TSSOP 9 Units / Rail MC0EL6TR2 TSSOP MC0EL6TR2G TSSOP MC0EL6MNR4 FN 000 / Tape & Reel MC0EL6MNR4G FN 000 / Tape & Reel MC00EL6 SOIC 9 Units / Rail MC00EL6G SOIC 9 Units / Rail MC00EL6R2 SOIC MC00EL6R2G SOIC MC00EL6T TSSOP 9 Units / Rail MC00EL6TG TSSOP 9 Units / Rail MC00EL6TR2 TSSOP MC00EL6TR2G TSSOP MC00EL6MNR4 FN 000 / Tape & Reel MC00EL6MNR4G FN 000 / Tape & Reel For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BR0/. Resource Reference of Application Notes AN405/ ECL Clock istribution Techniques AN406/ esigning with PECL (ECL at +5.0 V) AN503/ ECLinPS I/O SPiCE Modeling Kit AN504/ Metastability and the ECLinPS Family AN56/ Interfacing Between LVS and ECL AN672/ The ECL Translator Guide AN00/ Odd Number Counters esign AN002/ Marking and ate Codes AN020/ Termination of ECL Logic evices AN066/ Interfacing with ECLinPS AN090/ AC Characteristics of ECL evices 6

MC0EL6, MC00EL6 PACKAGE IMENSIONS X B Y A 5 4 S 0.25 (0.00) M Y SOIC NB CASE 75 07 ISSUE AH M K NOTES:. IMENSIONING AN TOLERANCING PER ANSI Y4.5M, 92. 2. CONTROLLING IMENSION: MILLIMETER. 3. IMENSION A AN B O NOT INCLUE MOL PROTRUSION. 4. MAXIMUM MOL PROTRUSION 0.5 (0.006) PER SIE. 5. IMENSION OES NOT INCLUE AMBAR PROTRUSION. ALLOWABLE AMBAR PROTRUSION SHALL BE 0.27 (0.005) TOTAL IN EXCESS OF THE IMENSION AT MAXIMUM MATERIAL CONITION. 6. 75 0 THRU 75 06 ARE OBSOLETE. NEW STANAR IS 75 07. Z H G C 0.25 (0.00) M Z Y S X S SEATING PLANE 0.0 (0.004) N X 45 M J MILLIMETERS INCHES IM MIN MAX MIN MAX A 4.0 5.00 0.9 0.97 B 3.0 4.00 0.50 0.57 C.35.75 0.053 0.069 0.33 0.5 0.03 0.020 G.27 BSC 0.050 BSC H 0.0 0.25 0.004 0.00 J 0.9 0.25 0.007 0.00 K 0.40.27 0.06 0.050 M 0 0 N 0.25 0.50 0.00 0.020 S 5.0 6.20 0.22 0.244 SOLERING FOOTPRINT*.52 0.060 7.0 0.275 4.0 0.55 0.6 0.024.270 0.050 SCALE 6: mm inches *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLERRM/. 7