Single supply logic gates with voltage translation
|
|
|
- Arron Taylor
- 5 years ago
- Views:
Transcription
1 7LVT - 7LVT - 7LVT - 7LVT8-7LVT - 7LVT - 7LVT86-7LVT87-7LVT - 7LVT6 Single supply logic gates with voltage translation Our 7LVTxxx logic family provides solutions that integrate voltage level translation with a oolean function. 7LVTxxx types are single.6 V to. V supply general-purpose voltage translating devices. Our 7LVTxxx family is currently composed of ten logic functions including buffers, inverters and gates (ND, OR, NND, NOR, EXCLUSIVE-OR, EXCLUSIVE-NOR). Our 7LVTxxx family provides single-supply translation using overvoltage-tolerant, low-threshold inputs. The output level is always referenced to V cc which can range from.6 V to. V. For V cc =. V, input logic signals from systems at.8 V to. V are valid. This wide V cc range allows interconnection between systems at most of the different logic signal levels. 7LVTxxx has a low-noise balanced output drive capability of 8 m reducing line reflections, overshoot and undershoot. Key Features Wide supply voltage range.6 V to. V Up and down translation possible Overvoltage tolerant inputs Up to MHz operation at. V pplications Portable devices Industrial controllers Servers, PC & Notebooks utomotive enefits No external pull-up or pull down resistors required Integration of logic function with translation saves device count and PC space Footprint-compatible with existing non-translating devices Low dynamic power consumption increasing battery longevity vailable in smallest package for use without step-down mask (XSON)
2 Translation properties Translation (V) Input system supply (V) Output system supply (V).8..8 Up Down vailable types Type 7LVT 7LVT 7LVT 7LVT8 7LVT 7LVT 7LVT86 7LVT87 7LVT 7LVT6 -input NND gate -input NOR gate Inverter -input ND gate -input OR gate uffer -input XOR gate -input XNOR gate uffer / line driver; -state uffer / line driver; -state Parametrics Type Range Output Drive Prop Delay (t PD ) Temperature Range Static Current ( ) LVTxxx.6. V +/- 8 m <. ns ~ C <. µ (typ.) Packages Suffix Package version Package name Dimensions (L x W x H, pitch - in mm) GW SOT- TSSOP. x. x.,.6 GX SOT6 XSON.8 x.8 x.,.8 7LVTxxx - Single supply logic gates with voltage translation
3 Functional diagrams 7LVT 7LVT 7LVT n.c. 7LVT8 7LVT 7LVT n.c. 7LVT86 7LVT87 7LVT OE 7LVT6 7LVTxxx share the same footprint as 7HCGxxx functions 7HCG8 7LVT8 OE 7LVTxxx - Single supply logic gates with voltage translation
4 Overvoltage tolerant inputs 7LVTxxx series has overvoltage tolerant inputs, which do not have input clamp diodes to and can be used to interface to higher-voltage systems without using external current-limiting resistors, effectively reducing OM and cost. Input characteristics These devices have input-switching thresholds lower than the typical / value of CMOS and can be used for low-to-high voltage level translation.schmitt action is included to provide hysteresis, preventing false switching and ensuring well-defined outputs when driven by slowly transitioning signals. 6 (μ) (μ) =.8 V =. V (μ). (m) =. V = V 7LVTxxx - Single supply logic gates with voltage translation
5 Output characteristics (m) 6 (m) C typ C min 8 C min C min.. =.8 V, output driving LOW C typ - C min 8 C min C min -.. =.8 V, output driving HIGH (m) (m) C typ C min 8 C min C min... =. V, output driving LOW C typ - C min 8 C min C min -... =. V, output driving HIGH 7LVTxxx - Single supply logic gates with voltage translation
6 Output characteristics 6 (m) (m) C typ C min 8 C min C min.... =. V, output driving LOW - C typ C min 8 C min C min =. V, output driving HIGH (m) 8 (m) C typ C min 8 C min C min 6 = V, output driving LOW -8 C typ C min 8 C min C min - 6 = V, output driving HIGH 8 Nexperia.V. ll rights reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: January 8 Printed: In the Netherlands nexperia.com
DATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 32-bit buffer/line driver; 5 V input/output Supersedes data of 1999 Aug 31 2004 May 13 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
2N Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 6 28 April 26 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology..2 Features Logic level
74AUP2G34. Pin Assignments. Description ADVANCED INFORMATION. Features. Applications. (Top View) SOT363 X2-DFN X2-DFN X2-DFN1010-6
DUAL BUFFERS Description The Advanced Ultra Low Power (AUP) CMOS logic family is designed for low power and extended battery life in portable applications. The is composed of two buffers with standard
Low-power configurable multiple function gate
Rev. 8 7 December 2016 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic
2N Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 4 26 April 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features Logic
Single Schmitt trigger buffer
Rev. 11 2 December 2016 Product data sheet 1. General description The provides a buffer function with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply defined
DATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20
INTEGRATED CIRCUITS DATA SHEET 3.3 V 32-bit edge-triggered D-type flip-flop; Supersedes data of 2002 Mar 20 2004 Oct 15 FEATURES 32-bit edge-triggered flip-flop buffers Output capability: +64 ma/ 32 ma
Dual non-inverting Schmitt trigger with 5 V tolerant input
Rev. 9 15 December 2016 Product data sheet 1. General description The provides two non-inverting buffers with Schmitt trigger input. It is capable of transforming slowly changing input signals into sharply
Inverter with open-drain output. The 74LVC1G06 provides the inverting buffer.
Rev. 11 28 November 2016 Product data sheet 1. General description The provides the inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices
P-channel enhancement mode MOS transistor
FEATURES SYMBOL QUICK REFERENCE DATA Very low threshold voltage s V DS = -2 V Fast switching Logic level compatible I D = -.75 A Subminiature surface mount g package R DS(ON).5 Ω (V GS = -2.5 V) GENERAL
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and
The 74LVC1G34 provides a low-power, low-voltage single buffer.
Rev. 6 5 December 2016 Product data sheet 1. General description The provides a low-power, low-voltage single buffer. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use
Implications of Slow or Floating CMOS Inputs
Implications of Slow or Floating CMOS Inputs SCBA4 13 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service
Low-power configurable multiple function gate
Rev. 9 7 December 2016 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic
The 74LVC1G02 provides the single 2-input NOR function.
Rev. 12 29 November 2016 Product data sheet 1. General description The provides the single 2-input NOR function. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these
2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.
Rev. 8 7 December 2016 Product data sheet 1. General description The provides a 2-input NAND function. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of this device
Low power, low ohmic switches for analog and digital switching
NXP analog switches NX3 & NX5 families Low power, low ohmic switches for analog and digital switching NXP offers best in class low R ON analog switches that are suitable for a variety of analog and digital
NXP 74AVC16835A Register datasheet
NXP Register datasheet http://www.manuallib.com/nxp/74avc16835a-register-datasheet.html The is a 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock
Adaptive Power MOSFET Driver 1
Adaptive Power MOSFET Driver 1 FEATURES dv/dt and di/dt Control Undervoltage Protection Short-Circuit Protection t rr Shoot-Through Current Limiting Low Quiescent Current CMOS Compatible Inputs Compatible
74LVC125A. Pin Assignments. Description. Features. Applications QUADRUPLE 3-STATE BUFFERS 74LVC125A
QUADRUPLE 3-STATE BUFFERS Description Pin Assignments The provides four independent buffers with three state outputs. Each output is independently controlled by an associated output enable pin (OE) which
LED controllers. Voltage-switch drivers, constant-current drivers, and Flash LED drivers
LED controllers - drivers, constant-current drivers, and Flash LED drivers LEDs are used in a wide range of applications, from low-end status indicators to high-end video displays. System designers often
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and
Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems
Application Report SCBA002A - July 2002 Low-Cost, Low-Power Level Shifting in Mixed-Voltage (5 V, 3.3 V) Systems Mark McClear Standard Linear & Logic ABSTRACT Many applications require bidirectional data
TOPFET high side switch SMD version
DESCRIPTION QUICK REFERENCE DATA Monolithic single channel high side SYMBOL PARAMETER MIN. UNIT protected power switch in TOPFET2 technology assembled in I L Nominal load current (ISO) 18 A a 5 pin plastic
UNISONIC TECHNOLOGIES CO., LTD CD4069
UNISONIC TECHNOLOGIES CO., LTD CD4069 INVERTER CIRCUITS DESCRIPTION The UTC CD4069 consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating
74AHC1G4212GW. 12-stage divider and oscillator
Rev. 2 26 October 2016 Product data sheet 1. General description is a. It consists of a chain of 12 flip-flops. Each flip-flop divides the frequency of the previous flip-flop by two, consequently the counts
INTEGRATED CIRCUITS. AN243 LVT (Low Voltage Technology) and ALVT (Advanced LVT)
INTEGRATED CIRCUITS LVT (Low Voltage Technology) and ALVT (Advanced LVT) Author: Tinus van de Wouw January 1998 Author: Tinus van de Wouw, Philips Semiconductors, Nijmegen 1 INTRODUCTION Philips Semiconductors
Triple buffer with open-drain output. The 74LVC3G07 provides three non-inverting buffers.
Rev. 12 15 December 2016 Product data sheet 1. General description The provides three non-inverting buffers. The output of the device is an open-drain and can be connected to other open-drain outputs to
1-of-2 decoder/demultiplexer
Rev. 8 2 December 2016 Product data sheet 1. General description The is a with a common output enable. This device buffers the data on input A and passes it to the outputs 1Y (true) and 2Y (complement)
INTEGRATED CIRCUITS. 74LVT14 3.3V Hex inverter Schmitt trigger. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook DESCRIPTION The is a high-performance BiCMOS product designed for V CC operation at 3.3V. They are capable of transforming slowly changing input signals
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and
IN1 GND IN0. Applications
Description Pin Assignments The is a single 3-input positive configurable multiple function gate with a standard push-pull output. The output state is determined by eight patterns of 3-bit input. The user
74LVC16245A/ 74LVCH16245A 16-bit bus transceiver with direction pin; 5V tolerant (3-State)
INTEGRATED CIRCUITS 16-bit bus transceiver with direction pin; 5V tolerant Supersedes data of 1997 Aug 1 IC24 Data Handbook 1997 Sep 25 FEATURES 5 volt tolerant inputs/outputs for interfacing with 5V logic
74AHC1G02-Q100; 74AHCT1G02-Q100
74HC1G02-Q100; 74HCT1G02-Q100 Rev. 1 6 November 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74HC1G02-Q100 and 74HCT1G02-Q100 are high-speed Si-gate CMOS
DATA SHEET. BSR62 PNP Darlington transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Nov 11.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 26 2004 Nov 11 FEATURES PINNING High current (max. 1 A) Low voltage (max. 80 V) Integrated diode and resistor. APPLICATIONS
P-channel enhancement mode MOS transistor
FEATURES SYMBOL QUICK REFERENCE DATA Low threshold voltage s V DS = -6 V Fast switching Logic level compatible I D = -.3 A Subminiature surface mount g package R DS(ON) 2.5 Ω (V GS = - V) d GENERAL DESCRIPTION
Buffers with open-drain outputs. The 74LVC2G07 provides two non-inverting buffers.
Rev. 8 23 September 2015 Product data sheet 1. General description The provides two non-inverting buffers. The output of this device is an open drain and can be connected to other open-drain outputs to
Table 1: Product overview Type number Package Configuration Nexperia
Rev. 06 4 April 2005 Product data sheet. Product profile. General description Planar low capacitance Schottky barrier diode encapsulated in a very small SMD plastic package. Table : Product overview Type
INTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28 FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS
3.3 V hex inverter Schmitt trigger
Rev. 02 25 pril 200 Product data sheet. General description 2. Features 3. Ordering information The is a high-performance BiCMOS product designed for V CC operation at 3.3 V. It is capable of transforming
INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13
INTEGRATED CIRCUITS Supersedes data of 2002 Mar 01 2002 May 13 PIN CONFIGURATION NC SCL0 1 2 8 V CC 7 SCL1 SDA0 3 6 SDA1 GND 4 5 EN DESCRIPTION The is a BiCMOS integrated circuit intended for application
DISCRETE SEMICONDUCTORS DATA SHEET. PMBT2369 NPN switching transistor. Product specification Supersedes data of 1999 Apr 27.
DISCRETE SEMICONDUCTORS DT SHEET Supersedes data of 1999 pr 27 2004 Jan 22 FETURES Low current (max. 200 m) Low voltage (max. 15 V). PPLICTIONS High-speed switching, especially in portable equipment. PINNING
UNISONIC TECHNOLOGIES CO., LTD
U74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/ DEMULTIPLEXER UNISONIC TECHNOLOGIES CO., LTD CMOS IC DESCRIPTION The U74CBT3257 is a 4-bit 1-of-2 high-speed TTL-compatible FET multiplexer/demultiplexer. The low
DISCRETE SEMICONDUCTORS DATA SHEET M3D088. PBSS5120T 20 V, 1 A PNP low V CEsat (BISS) transistor. Product specification 2003 Sep 29
DISCRETE SEMICONDUCTORS DT SHEET M3D088 2003 Sep 29 FETURES Low collector-emitter saturation voltage V CEsat High collector current capability I C and I CM High efficiency leading to less heat generation
74LVC1G07 SINGLE BUFFER/DRIVER WITH OPEN DRAIN OUTPUT. Description. Pin Assignments NEW PRODUCT. Features. Applications
Description The is a single inverter gate with an open drain output. The device is designed for operation with a power supply range of 1.65V to 5.5V. The input is tolerant to 5.5V allowing this device
74LVC08A. Description. Pin Assignments. Features. Applications QUADRUPLE 2-INPUT AND GATES 74LVC08A. (Top View) Vcc 4B 4A 4Y 3B 3A 3Y
QUADRUPLE 2-INPUT AND GATES Description Pin Assignments The provides four independent 2-input AND gates. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are
PINNING - SOT428 PIN CONFIGURATION SYMBOL
DESCRIPTION QUICK REFERENCE DT Monolithic temperature and SYMBOL PRMETER MX. UNIT overload protected logic level power MOSFET in TOPFET2 technology V DS Continuous drain source voltage 50 V assembled in
DATA SHEET. PBSS4240T 40 V; 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul 13
DISCRETE SEMICONDUCTORS DT SHEET PBSS4240T 40 V; 2 NPN low V CEsat (BISS) transistor Supersedes data of 2001 Jul 13 2004 Jan 09 FETURES Low collector-emitter saturation voltage High current capability
74HC7540; 74HCT7540. Octal Schmitt trigger buffer/line driver; 3-state; inverting
Rev. 5 26 May 2016 Product data sheet 1. General description 2. Features and benefits The is an 8-bit inverting buffer/line driver with Schmitt-trigger inputs and 3-state outputs. The device features two
74AHC1G04; 74AHCT1G04
Rev. 9 10 March 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information 74AHC1G04 and 74AHCT1G04 are high-speed Si-gate CMOS devices. They provide an inverting buffer.
74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.
Rev. 2 7 December 2016 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement
FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 25 V Very low on-state resistance Fast switching
PHP69N3LT, PHB69N3LT FETURES SYMBOL QUICK REFERENCE T Trench technology d V SS = 5 V Very low on-state resistance Fast switching I = 69 Low thermal resistance Logic level compatible g R S(ON) mω (V GS
Hex non-inverting precision Schmitt-trigger
Rev. 4 26 November 2015 Product data sheet 1. General description The is a hex buffer with precision Schmitt-trigger inputs. The precisely defined trigger levels are lying in a window between 0.55 V CC
DISCRETE SEMICONDUCTORS DATA SHEET. BF840 NPN medium frequency transistor. Product specification Supersedes data of 1999 Apr 12.
DISCRETE SEMICONDUCTORS DT SHEET Supersedes data of 1999 pr 12 2004 Jan 13 FETURES Low current (max. 25 m) Low voltage (max. 40 V). PPLICTIONS M mixers IF amplifiers in M/FM receivers. PINNING PIN 1 base
DATA SHEET. PIMH9; PUMH9; PEMH9 NPN/NPN resistor-equipped transistors; R1 = 10 kω,r2=47kω DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DT SHEET NPN/NPN resistor-equipped transistors; R1 = 10 kω,r2=47kω Supersedes data of 2003 Sep 15 2004 pr 14 FETURES Built-in bias resistors Simplifies circuit design Reduces component
74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer
Rev. 7 2 December 2016 Product data sheet 1. General description The is a single 2-input multiplexer which select data from two data inputs (I0 and I1) under control of a common data select input (S).
74CBTLV1G125. The 74CBTLV1G125 provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high.
Rev. 5 10 November 2016 Product data sheet 1. General description The provides a single high-speed line switch. The switch is disabled when the output enable (OE) input is high. To ensure the high-impedance
UNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125
UNISONIC TECHNOLOGIES CO., LTD U74CBTLV3125 LOW-VOLTAGE QUADRUPLE FET BUS SWITCH DESCRIPTION The U74CBTLV3125 quadruple FET bus switch features independent line switches. Each switch is disabled when the
NL27WZ17. Dual Non-Inverting Schmitt Trigger Buffer
Dual Non-Inverting Schmitt Trigger Buffer The N7WZ7 is a high performance dual buffer operating from a to supply. At =, high impedance TT compatible inputs significantly reduce current loading to input
Hex inverting HIGH-to-LOW level shifter
Rev. 7 5 February 2016 Product data sheet 1. General description The is a hex inverter with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V. This enables the device to be used in
PEMH17; PUMH17. NPN/NPN resistor-equipped transistors; R1 = 47 kω, R2 = 22 kω. NPN/NPN Resistor-Equipped Transistors (RET).
NPN/NPN resistor-equipped transistors; R = 47 kω, R2 = 22 kω Rev. 02 3 May 2005 Product data sheet. Product profile. General description NPN/NPN Resistor-Equipped Transistors (RET). Table : Product overview
Hex non-inverting HIGH-to-LOW level shifter
Rev. 4 5 February 2016 Product data sheet 1. General description The is a hex buffer with over-voltage tolerant inputs. Inputs are overvoltage tolerant to 15 V which enables the device to be used in HIGH-to-LOW
INTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.
INTEGRATED CIRCUITS Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03 2002 Mar 01 PIN CONFIGURATION SCL0 SDA0 1 2 16 V CC 15 EN4 DESCRIPTION The is a BiCMOS integrated circuit intended
UNISONIC TECHNOLOGIES CO., LTD US5V330 Preliminary CMOS IC
UNISONIC TECHNOLOGIES CO., LTD US5V330 Preliminary CMOS IC WIDEBAND/VIDEO QUAD 2-CHANNEL MUX/DEMUX WITH LOW ON-RESISTANCE DESCRIPTION The UTC s US5V330 video switch is a 4bit 2-channel multiplexer/demultiplexer
DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D088. BB200 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D088 Low-voltage variable capacitance double diode 2001 Oct 12 FEATURES Very steep C/V curve C1: 70 pf; C4.5: 13.4 pf C1 to C5 ratio: min. 5 Low series
PESDxV4UG series. 1. Product profile. Very low capacitance quadruple ESD protection diode arrays in SOT353 package. 1.1 General description
in SOT353 package Rev. 02 7 April 2005 Product data sheet 1. Product profile 1.1 General description Very low capacitance quadruple ElectroStatic Discharge (ESD) protection diode arrays in very small SOT353
DATA SHEET. BC618 NPN Darlington transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Oct Nov 05.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 2003 Oct 16 2004 Nov 05 FEATURES Low current (max. 500 ma) Low voltage (max. 55 V) High DC current gain. APPLICATIONS General
Adaptive Power MOSFET Driver 1
End of Life. Last Available Purchase Date is 3-Dec-204 Si990 Adaptive Power MOSFET Driver FEATURES dv/dt and di/dt Control Undervoltage Protection Short-Circuit Protection t rr Shoot-Through Current Limiting
DATA SHEET. PEMD12; PUMD12 NPN/PNP resistor-equipped transistors; R1 = 47 kω,r2=47kω DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DT SHEET NPN/PNP resistor-equipped transistors; R1 = 47 kω,r2=47kω Supersedes data of 2001 Nov 7 2003 Oct 08 FETURES Built-in bias resistors Simplified circuit design Reduction
INTEGRATED CIRCUITS. 74LVT00 3.3V Quad 2-input NAND gate. Product specification 1996 Aug 15 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 15 IC24 Data Handbook QUICK REFERENCE DATA SYMBOL PARAMETER CONDITIONS T amb = 25 C; GND = 0V TYPICAL UNIT t PLH t PHL Propagation delay An or Bn to Yn C L = 50pF; V CC = 3.3V
FSTD Bit Bus Switch with Level Shifting
FSTD16861 20-Bit Bus Switch with Level Shifting General Description The Fairchild Switch FSTD16861 provides 20-bits of highspeed CMOS TTL-compatible bus switching. The low On Resistance of the switch allows
MM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
DISCRETE SEMICONDUCTORS DATA SHEET
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 14 2004 Dec 08 FEATURES Low current (max. 200 ma) Low voltage (max. 15 V). APPLICATIONS High-speed switching applications.
74LVT LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs
74LVT16374 74LVTH16374 Low Voltage 16-Bit D-Type Flip-Flop with 3-STATE Outputs General Description The LVT16374 and LVTH16374 contain sixteen non-inverting D-type flip-flops with 3-STATE outputs and is
SP385A. +3V to +5V RS-232 Line Driver/Receiver. Operates from 3.3V or 5V Power Supply Meets All EIA-232D and V.28 Specifications
SP385A 3V to 5V RS-3 Line Driver/Receiver Operates from 3.3V or 5V Power Supply Meets All EIA-3D and V.8 Specifications at 5V Meets EIA-56 Specifications at 3.3V Two Drivers and Receivers Operates with
DATA SHEET. BCW31; BCW32; BCW33 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2000 Jul 04
DISCRETE SEMICONDUCTORS DT SHEET Supersedes data of 2000 Jul 04 2004 Feb 06 FETURES Low current (100 m) Low voltage (32 V). PPLICTIONS General purpose switching and amplification. PINNING PIN 1 base 2
74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs
74ALVC162245 Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs General Description The ALVC162245 contains sixteen non-inverting
74LVX05 LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS
LOW VOLTAGE CMOS HEX INVERTER (OPEN DRAIN) WITH 5V TOLERANT INPUTS HIGH SPEED: t PD = 4.8ns (TYP.) at V CC = 3.3V 5V TOLERANT INPUTS INPUT VOLTAGE LEVEL: V IL =0.8V, V IH =2V at V CC =3V LOW POWER DISSIPATION:
DATA SHEET. PEMD2; PIMD2; PUMD2 NPN/PNP resistor-equipped transistors; R1 = 22 kω,r2=22kω DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DT SHEET NPN/PNP resistor-equipped transistors; R1 = 22 kω,r2=22kω Supersedes data of 2003 Jun 06 2004 pr 21 FETURES Built-in bias resistors Simplifies circuit design Reduces component
INTEGRATED CIRCUITS. 74LVT04 3.3V Hex inverter. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook QUICK REFERENCE DATA LOGIC DIAGRAM SYMBOL t PLH t PHL C IN PARAMETER Propagation delay An to Yn Input capacitance CONDITIONS T amb = 25 C; GND = 0V C
UNISONIC TECHNOLOGIES CO., LTD UA8316 Preliminary LINEAR INTEGRATED CIRCUIT
UNISONIC TECHNOLOGIES CO., LTD UA8316 Preliminary LINEAR INTEGRATED CIRCUIT IGBT GATE DRIVER DESCRIPTION Integrating IGBT gate drive circuits on a single chip, The UTC UA8316 is a dedicated IC and a high
PEMB18; PUMB18. PNP/PNP resistor-equipped transistors; R1 = 4.7 kω, R2 = 10 kω. Type number Package NPN/PNP NPN/NPN complement complement
PNP/PNP resistor-equipped transistors; R1 = 4.7 kω, R2 = 10 kω Rev. 03 8 July 2005 Product data sheet 1. Product profile 1.1 General description PNP/PNP resistor-equipped transistors. Table 1: Product
UNISONIC TECHNOLOGIES CO., LTD UT232A Preliminary CMOS
UNISONIC TECHNOLOGIES CO., LTD UT232A Preliminary CMOS HIGH PERFORMANCE RS-232 LINE DRIVERS/RECEIVERS DESCRIPTION The UTC UT232A is a high performance RS-232 line drivers/receivers. It meets RS-232D and
DATA SHEET. PUMF12 PNP general purpose transistor; NPN resistor-equipped transistor DISCRETE SEMICONDUCTORS. Product specification 2002 Nov 07
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage MBD128 2002 Nov 07 FEATURES General purpose transistor and resistor equipped transistor in one package 100 ma collector current 50 V collector-emitter
Low-Voltage Single SPDT Analog Switch
Low-Voltage Single SPDT Analog Switch DG22 DESCRIPTION The DG22 is a single-pole/double-throw monolithic CMOS analog switch designed for high performance switching of analog signals. Combining low power,
INTEGRATED CIRCUITS. 74LVT20 3.3V Dual 4-input NAND gate. Product specification 1996 Aug 28 IC24 Data Handbook
INTEGRATED CIRCUITS 1996 Aug 28 IC24 Data Handbook QUICK REFERENCE DATA LOGIC DIAGRAM SYMBOL t PLH t PHL C IN I CCL PARAMETER Propagation delay An, Bn, Cn, Dn to Yn Input capacitance Total supply current
PDTD113E series. NPN 500 ma, 50 V resistor-equipped transistors; R1 = 1 kω, R2 = 1 kω. 500 ma NPN Resistor-Equipped Transistors (RET) family.
PDTDE series NPN 500 ma, 50 V resistor-equipped transistors; R = kω, R = kω Rev. 0 4 April 005 Product data sheet. Product profile. General description 500 ma NPN Resistor-Equipped Transistors (RET) family.
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
Terminating RoboClock II Output
Cypress Semiconductor White Paper Executive Summary This document describes the methods available for terminating the output for the RoboClock II family of products. It also weighs the benefits of each
CBTS3306 Dual bus switch with Schottky diode clamping
INTEGRATED CIRCUITS Dual bus switch with Schottky diode clamping 2001 Nov 08 File under Integrated Circuits ICL03 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Package options
CBTS3253 Dual 1-of-4 FET multiplexer/demultiplexer with Schottky diode clamping
INTEGRATED CIRCUITS 2002 Nov 06 Philips Semiconductors FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Schottky diodes on I/O clamp undershoot Minimal propagation delay through
DATA SHEET. BF324 PNP medium frequency transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jul 07.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Jul 07 2004 Nov 05 FEATURES Low current (max. 25 ma) Low voltage (max. 30 V). APPLICATIONS RF stages in FM front-ends in
74HC9114; 74HCT9114. Nine wide Schmitt trigger buffer; open drain outputs; inverting
Nine wide Schmitt trigger buffer; open drain outputs; inverting Rev. 3 2 October 2017 Product data sheet 1 General description 2 Features and benefits 3 Ordering information Table 1. Ordering information
Complementary Switch FET Drivers
Complementary Switch FET Drivers application INFO available FEATURES Single Input (PWM and TTL Compatible) High Current Power FET Driver, 1.0A Source/2A Sink Auxiliary Output FET Driver, 0.5A Source/1A
CD74HC73, CD74HCT73. Dual J-K Flip-Flop with Reset Negative-Edge Trigger. Features. Description. Ordering Information. Pinout
Data sheet acquired from Harris Semiconductor SCHS134 February 1998 CD74HC73, CD74HCT73 Dual J-K Flip-Flop with Reset Negative-Edge Trigger [ /Title (CD74 HC73, CD74 HCT73 ) /Subject Dual -K liplop Features
DISCRETE SEMICONDUCTORS DATA SHEET M3D319. PMEG3002AEB Low V F MEGA Schottky barrier diode. Product specification 2002 May 06
DISCRETE SEMICONDUCTORS DATA SHEET M3D319 Low V F MEGA Schottky barrier diode 2002 May 06 FEATURES PINNING Forward current: 0.2 A Reverse voltage: 30 V Very low forward voltage Ultra small SMD package.
CD54/74HC02, CD54/74HCT02
Data sheet acquired from Harris Semiconductor SCHS125A March 1998 - Revised May 2000 CD54/74HC02, CD54/74HCT02 High Speed CMOS Logic Quad Two-Input NOR Gate [ /Title (CD74H C02, CD74H CT02) /Subject High
74LVCE1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT. Pin Assignments. Description NEW PRODUCT. Features. Applications
Description Pin Assignments The is a single non-inverting buffer/bus driver with a 3-state output. The output enters a high impedance state when a LOW-level is applied to the output enable (OE) pin. The
CD54/74HC10, CD54/74HCT10
Data sheet acquired from Harris Semiconductor SCHS128A August 1997 - Revised May 2000 CD54/74HC10, CD54/74HCT10 High Speed CMOS Logic Triple 3-Input NAND Gate [ /Title (CD74 HC10, CD74 HCT10 ) /Subject