A Novel ROM Architecture for Reducing Bubble and Metastability Errors in High Speed Flash ADCs
|
|
- Edward Parsons
- 6 years ago
- Views:
Transcription
1 1 A Novel ROM Architecture for Reducing Bubble and Metastability Errors in High Speed Flash ADCs Mustafijur Rahman, Member, IEEE, K. L. Baishnab, F. A. Talukdar, Member, IEEE Dept. of Electronics & Communication Engg., National Institute of Technology Silchar, Silchar, Assam, PIN , India mustafijur@gmail.com, klb@nits.ac.in, fazal@nits.ac.in Abstract In a flash ADC, output of the comparators constitute the thermometer code. This thermometer code is converted to binary code with the help of a thermometer to binary decoder using a ROM. However, this conversion scheme suffers from metastability and bubble errors. A novel ROM architecture has been proposed which suppresses metastability, both first and second order bubble errors. It eliminates the need of an error correction circuit in the front end of the ROM thereby reducing power consumption, area requirement and removing the delay associated with the additional stage. This architecture also eliminates the need of Gray coded ROM and Gray to binary converter thereby making the circuit simpler. Index Terms CMOS memory circuits, analog digital conversion, digital error correction, bubble error, metastability error. I. INTRODUCTION Flash ADCs have high sampling speed, low resolution, large chip area and high power dissipation. They are widely used in systems requiring high data conversion rate like disk drive read channels, high speed Ethernet, wireless communication and RF devices [1]. But with high sampling speed, error correction is crucial to achieve the desired performance. Fig. 1 presents a typical block diagram of flash ADC. The bocks are resistive ladder, comparator block, NAND block, ROM followed by latch. A resistive ladder containing 2 N resistors is used to provide reference voltages to the comparators for an N bit ADC. The input signal is simultaneously compared with each of these reference voltages by the comparator block containing 2 N -1 comparators. The differences between the input signal and reference voltages are applied to the comparator block. The outputs of the comparators constitute what is known as a thermometer code. If input is high with respect to reference level of a particular comparator then the corresponding output of the comparator is high. Under perfect conditions, all comparator outputs below the input level are 1 s, and all comparator outputs above the input level are 0 s. As a result, the thermometer code can easily be converted to a binary code by first using a circuit that Figure 1. Typical block diagram of a flash ADC detects the transition from 1 to 0 and second using the one out of 2 N codes to address a ROM with the binary code. The comparators produce thermometer code i.e. all ones at the bottom and all zeros at the top resembling mercury level in a thermometer. A logic decoder e.g. NAND block detects the 1 to 0 crossing in output of comparator array and addresses a ROM to produce the corresponding digital output. But for fast input signals, small timing differences between response time of comparators combined with unfavorable offset can cause a situation where a one is found above zero. This is called a bubble in the thermometer code or bubble error[2]. As a result along with the decoding block, error correction circuit is also required. On the basis of number of continuous zeros between two ones bubble errors are classified as first order and second order. In this paper, we present a novel ROM which eliminates both first and second order bubble without any decoding block and pre-error correction circuitry. Thermometer code can be directly fed to the ROM to get the error free digital output. Moreover, it also eliminates the need of a Gray coded ROM and Gray to binary converter. The paper is organised as follows: section II discusses the cause of bubble error, section III discusses the existing relevant work for bubble error suppression, section IV presents the proposed ROM and finally the paper is concluded in section V /10/$ IEEE 15
2 2 Figure 4. Two input NAND gate for decoding 1 to 0 transition. Figure 2. Cause of bubble errors. TABLE I TWO INPUT NAND BLOCK OUTPUT FOR CORRECT AND ERRONEOUS CODES Figure 3. Diagram showing routing of clocks from LSB comparator COMP 1 to higher comparators. A is correct code expected A is A s two input NAND output. B is B s two input NAND output. C is C s two input NAND output. II. BUBBLE ERROR In Fig. 2 bold line shows the actual reference voltage while dashed line shows shifted reference due to offset. Vertical lines corresponding to t 1, t 2, t 3, t 4 represent the time instants of comparison of comparators COMP1, COMP2, COMP3, COMP4 respectively and hence reflect the delay in the response time of the comparators. This delay is due to difference in comparator response time and clock skew. Clock skew occurs due to long clock routing from LSB comparator to MSB comparator. The clock signal does not reach the comparators simultaneously i.e. reaches the higher comparators late and hence causes delay. As shown in Fig. 3 clock signal will reach LSB comparator COMP1 earlier than higher comparator COMP4. The oblique line in Fig. 2 is the fast varying input signal. The bits in circle are the expected correct bits in ideal case which will result if all comparators compare at the same instant say t 1 and if there is no shifting in reference voltages. The bits in square are the erroneous bits due to shifted reference and timing differences in the response time of the comparators. Fig. 2(a) and Fig. 2(b) respectively shows the case of first and second order bubble. As shown in Fig. 2(a), let us consider the comparison at time instant t 1. In /10/$ IEEE 16 ideal case, expected code at t 1 will be 001 since all the comparators are expected ideally to respond at the same instant t 1 using the bold reference levels. However, clock arrives at COMP3 at time instant t 3 i.e. after a delay of 2 where is the clock skew between adjacent comparators. In the mean time the fast signal increases and exceeds the shifted reference level corresponding to comparator COMP3. As a result COMP3 outputs a wrong 1 and the code becomes 101 instead of 001. Similarly the case of second order bubble can be seen in Fig. 2(b). It can be seen in Fig. 2 that the probability of second order bubble is less compared to first order bubble and requires larger timing mismatch [3]. The simplest circuit that can detect a 1 to 0 transition is a two-input NAND gate (with the input from the top comparator complemented) as shown in Fig. 4. In Table-I, column A shows the thermometer code generated by the comparators. The 1 to 0 transition point rise and fall for different input range and this point is decoded and used to address an ordinary binary ROM [2]. As explained earlier in case of high frequency input signal, small timing difference between the response time of the adjacent
3 3 Figure 5. Three input NAND gate capable of decoding 1 to 0 transition and removing first order bubble. TABLE II THREE INPUT NAND BLOCK OUTPUT FOR CORRECT AND ERRONEOUS CODES Figure 6. Schematic of an ordinary binary ROM. A is correct code expected A is A s three input NAND output. B is B s three input NAND output. C is C s three input NAND output. comparators and unfavorable reference variations due to offsets can cause bubble in thermometer code. However, in the presence of a first order bubble as shown in column B, there are two 1 to 0 transitions and consequently with two input NAND two ROM lines are addressed as show in column B of Table I. The output code can then be completely wrong. The output code is then the AND function of all the ROM lines which are addressed by the comparators. Even a small error can cause a large glitch in the output code. III. EXISTING WORKS Many techniques are available to address first order bubble problem such as voting process, Wallace tree adder, 3 input NAND gate etc. Voting process is used to eliminate the first order bubble [4]. In this method, the state of a particular output is qualified by voting by the neighbors. This technique requires additional amount of digital circuitry which increases the power. The Wallace tree adder technique is effective in removing the first as well as second order bubbles but comes at the cost of speed reduction and increased power dissipation [3]. In three input NAND gate technique one 1 followed by two 0 s will be qualified as 1 and this addresses the respective ROM line [3]. This technique effectively removes the first Figure 7. Schematic of proposed ROM. Transistors M1, M2 and M3 form the circuit for ROM line L=5. order bubble but cannot address second and higher order bubbles. When erroneous thermometer codes are fed to three input NAND gates, then the corresponding output generated are shown in column A, B and C of Table II. For second order bubble case, there are two 1 to 0 transition and hence two ROM lines are addressed at a time causing a large glitch in output code. For example if two erroneous 1 s from the three input NAND gate with decimal weight 10 (1010) and 13 (1101) addresses a 16 by 4 binary NAND ROM then binary output will be 8 (1000), which is a large deviation relative to 13 and 10. It is reported that Gray encoded ROM can reduce bubble errors [5]. When two ROM lines are selected, the output is an AND function of two selected code. Two selected ROM lines are adjacent and since there is only one bit change in the adjacent code of a Gray coded ROM, the error is small. The major disadvantage of using Gray code ROM is the requirement of an additional Gray to binary code conversion block. This conversion is slow and can affect the performance of high speed ADCs. Finally, three input NAND scheme with some modifications in ordinary binary ROM enable removal of both first order and second order bubble as in [6]. However, /10/$ IEEE 17
4 4 TABLE III OUTPUT OF PROPOSED CIRCUIT FOR CORRECT AND ERRONEOUS CODES A is correct thermometer code as expected A shows proposed ROM s line selection for code A B shows proposed ROM s line selection for code B C shows proposed ROM s line selection for code C 1 in column A,B and C indicate ROM line selection which occurs when M1, M2 and M3 turns on and pulls down node X in Fig. 7. in our scheme we have eliminated the three input NAND block completely and only used our proposed ROM so as to remove both first order and second order bubble. IV. PROPOSED ROM In three input NAND scheme, the NAND gates perform the function of decoding and correcting first order bubble and finally selects a binary/gray ROM line. In our scheme we have removed the NAND gates and modified a binary ROM by adding three additional transistors per selection line in such a way that both first and second order bubbles are removed. As a result, no additional decoding and error correction block is required in the front end of proposed ROM. Since second order bubble has been removed Gray coded ROM and Gray to Binary converter is also not needed. The circuit formed by the three transistors is shown in Fig. 7. An ordinary Binary ROM is shown in Fig. 6. In ordinary binary ROM, when a selection line L is high the connected transistors are turned on and corresponding output lines are pulled down. As shown in Fig. 7, in proposed ROM the gates of the transistors MB3 and MB0 are biased with voltage V DD. Their sources are sorted and connected to node X whose state is controlled by transistors M1, M2, M3. Thus line L will be selected when MB3 and MB0 are on and this will happen when their sources are at low voltage i.e. node X is pulled down. For this to occur transistors M1, M2, M3 in the circuit for line L should be on. The inputs to the circuit at a particular selection line come from the corresponding level L, the next higher level L+1, the second higher level L+2 and second lower level L-2. All the transistors will turn on if a low voltage is applied to the gate of PMOS M1 and source of NMOS M3 and a high voltage is applied Figure 8. Block diagram of flash ADC after using proposed ROM. to the gates of NMOS M2 and M3. Thus the circuit at the ROM line L searches for the pattern [1,X,1,0,0] at the ROM lines [L-2, L-1, L, L+1, L+2] respectively where X is don t care. The circuit does not check the state of the immediate lower level. Removal of bubble errors and metastability is explained below. A. First order Bubble In Table III column B shows thermometer code having first order bubble and column B shows ROM line selection (indicated by 1 ) of proposed ROM. In column B there are two 1 to 0 transitions at the lines 2 and 4. The circuit at the line L=2 receives [1,X,1,0,1] as input at ROM lines [L-2,L- 1,L,L+1,L+2] i.e. at [0,1,2,3,4 ] and is turned off. Thus the line L=2 is not selected. The circuit at the line L=5 receives [1,X,1,0,0] as input at ROM lines [L-2,L-1,L,L+1,L+2] i.e. at [2,3,4,5,6]. This is the desired search pattern and consequently circuit at L=4 is turned on. Thus line L=4 is selected. The bubble has been removed and upper 1 to 0 transition has been considered correct. The upper transition is more closer to actual result because both offset and comparator delay are responsible for first order bubble. B. Second order Bubble In Table III column C shows thermometer code having second order bubble and column C shows ROM line selection (indicated by 1 ) of proposed ROM. In column C there are two 1 to 0 transitions at the lines 2 and 5. The circuit at the line L=2 receives [1,X,1,0,0] as input at ROM lines [L-2,L-1,L,L+1,L+2] i.e. at [0,1,2,3,4 ]. This is the desired search pattern and consequently circuit at L=2 is turned on. Thus the line L=2 is selected. The circuit at the line L=5 receives [1,X,1,0,1] as input at ROM lines [L-2,L-1,L,L+1,L+2] i.e. at [3,4,5,6,7] and is turned off and hence line L=5 is not selected. The bubble has been removed and lower 1 to 0 transition has been considered correct /10/$ IEEE 18
5 5 The lower transition is more closer to actual result because comparator delay is mainly responsible for second order bubble [7]. Since clock routing has been done from LSB to MSB, the lower one is correct. C. Metastability If the input signal and reference level are very close to each other then the comparator may be unable to resolve the difference. Consequently, comparator produces metastable output voltage (V meta ) whose magnitude lies between logic 1 and logic 0. This situation is called metastability and is a main cause of errors in ADC. The problem of metastability can be solved by properly sizing the transistors M1, M2, M3 in Fig. 7 so that V meta is always interpreted as high. Oxford University Press, New York, [9] Sunghyun Par, Yorgos Palaskas, and Michael P. Flynn, A 4-GS/s 4-bit Flash ADC in 0.18-μm CMOS IEEE Journal of Solid-State Circuits, Vol. 42, no. 9, pp , Sept [10] K. Sushihara, H. Kimura, Y. Okamoto, K. Nishinura and A. Matsuzawa, A 6b 800MS/s CMOS ADC, IEEE ISSCC Dig. Tech. Papers, pp ,Feb The voltage levels at the output lines of the proposed ROM are deviated from proper logic levels due to presence of additional transistors as shown in Fig. 7. Therefore, the threshold of the latches at the output section are set accordingly so as to restore proper logic levels. Fig. 8 shows the block diagram of flash ADC after using proposed ROM. It no longer contains the NAND block as shown in Fig. 1. CONCLUSION In this paper a novel ROM architecture has been proposed for reducing bubble errors and metastability. The proposed ROM removes both first and second order bubble without any error correction circuit in the front end. It also eliminates the need of Gray coded ROM along with Gray to binary encoder. This method enables us to use simple binary coded ROM with just three additional transistors per line. Due to reduction in circuitry there is less power dissipation and less area requirement. Moreover, delay associated with the additional NAND stage is completely removed. REFERENCE [1] Choi, M. and Abidi, A.A., A 6-b 1.3-Gsample/s A/D Converter in um CMOS, IEEE Journal of Solid-State Circuits, vol.36, pp ,December [2] Scholtens, P. C. S and Vertregt M., A 6-b 1.6-Gsample/s flash ADC in 0.18um CMOS using averaging termination, IEEE Journal of Solidstate Circuits, vol. 37, no.7, pp , Dec [3] Koen Uyttenhove and Michiel Steyaert S. J., A 1.8-V 6-Bit 1.3-GHz Flash ADC in 0.25um CMOS, IEEE Journal of Solid-state Circuits, vol. 38, no. 7, pp , July [4] Christopher W. Mangelsdorf, A 400-MHz Input Flash Converter with Error Correction, IEEE Journal of Solid-state Circuits, vol. 25, no. 1, pp , February [5] Clemenz L. Portmann, Member IEEE, and Teresa H. Y. Meng, Powerefficient metastability error reduction in CMOS flash A/D converters, IEEE Journal of Solid-state Circuits, vol. 31, no.8, pp , August [6] Niket Agrawal and Roy Paily, An Improved ROM architecture for Bubble Error Suppression in High Speed Flash ADCs, in Proc. Of Annual IEEE Student Paper Conference (AISPC'08), Denmark, 2008, pp.1-5. [7] Padoan. S, Boni. A, Moraridi. C and Venturi. F, A novel coding scheme for the ROM of parallel ADCs, featuring reduced conversion noise in the case of single bubbles in the thermometer code, in IEEE ICECS, 1998, pp [8] Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design, /10/$ IEEE 19
A High Speed Encoder for a 5GS/s 5 Bit Flash ADC
A High Speed Encoder for a 5GS/s 5 Bit Flash ADC George Tom Varghese and K. K. Mahapatra Department of Electronics and Communication Engineering, National Institute of Technology, Rourkela, India E-mail:
More informationA NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER
A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER C Mohan¹ and T Ravisekhar 2 ¹M. Tech (VLSI) Student, Sree Vidyanikethan Engineering College (Autonomous), Tirupati, India 2 Assistant Professor,
More informationIndex terms: Analog to digital converter, Flash ADC, Pseudo NMOS logic, Pseudo Dynamic CMOS logic multi threshold voltage CMOS inverters.
Low Power CMOS Flash ADC C Mohan, T Ravisekhar Abstract The present investigation proposes an efficient low power encoding scheme intended for a flash analog to digital converter. The designing of a thermometer
More informationDesign and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC
Design and Implementation of Low Power Dynamic Thermometer Encoder For Flash ADC Abstract: In the design of a low power Flash ADC, a major challenge lies in designing a high speed thermometer code to binary
More informationCmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 2, Ver. II (Mar.-Apr. 2017), PP 20-27 www.iosrjournals.org Cmos Full Adder and
More informationA 45nm Flash Analog to Digital Converter for Low Voltage High Speed System-on-Chips
A 45nm Flash Analog to Digital Converter for Low Voltage High Speed System-on-Chips Dhruva Ghai Saraju P. Mohanty Elias Kougianos dvg0010@unt.edu smohanty@cse.unt.edu eliask@unt.edu VLSI Design and CAD
More informationHigh Speed Flash Analog to Digital Converters
ECE 551, Analog Integrated Circuit Design, High Speed Flash ADCs, Dec 2005 1 High Speed Flash Analog to Digital Converters Alireza Mahmoodi Abstract Flash analog-to-digital converters, also known as parallel
More informationDeep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters
Deep-Submicron CMOS Design Methodology for High-Performance Low- Power Analog-to-Digital Converters Abstract In this paper, we present a complete design methodology for high-performance low-power Analog-to-Digital
More informationFig. 2. Schematic of the THA. M1 M2 M3 M4 Vbias Vdd. Fig. 1. Simple 3-Bit Flash ADC. Table1. THA Design Values ( with 0.
A 2-GSPS 4-Bit Flash A/D Converter Using Multiple Track/Hold Amplifiers By Dr. Mahmoud Fawzy Wagdy, Professor And Chun-Shou (Charlie) Huang, MSEE Department of Electrical Engineering, California State
More informationHigh-Speed Analog to Digital Converters. ELCT 1003:High Speed ADCs
High-Speed Analog to Digital Converters Ann Kotkat Barbara Georgy Mahmoud Tantawi Ayman Sakr Heidi El-Feky Nourane Gamal 1 Outline Introduction. Process of ADC. ADC Specifications. Flash ADC. Pipelined
More informationTHE QUANTIZED DIFFERENTIAL COMPARATOR IN FLASH ANALOG TO DIGITAL CONVERTER DESIGN
THE QUANTIZED DIFFERENTIAL COMPARATOR IN FLASH ANALOG TO DIGITAL CONVERTER DESIGN Meghana Kulkarni 1, V. Sridhar 2, G.H.Kulkarni 3 1 Asst.Prof., E & C Dept, Gogte Institute of Technology, Bgm, Karnataka,
More informationDesign And Implementation of Pulse-Based Low Power 5-Bit Flash Adc In Time-Domain
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 3, Ver. I (May. - June. 2018), PP 55-60 www.iosrjournals.org Design And Implementation
More informationA Multiplexer-Based Digital Passive Linear Counter (PLINCO)
A Multiplexer-Based Digital Passive Linear Counter (PLINCO) Skyler Weaver, Benjamin Hershberg, Pavan Kumar Hanumolu, and Un-Ku Moon School of EECS, Oregon State University, 48 Kelley Engineering Center,
More informationA 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren
Joint International Mechanical, Electronic and Information Technology Conference (JIMET 2015) A 14-bit 2.5 GS/s based on Multi-Clock Synchronization Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng,
More informationEE247 Lecture 20. Comparator architecture examples Flash ADC sources of error Sparkle code Meta-stability
EE247 Lecture 2 ADC Converters ADC architectures (continued) Comparator architectures Latched comparators Latched comparators incorporating preamplifier Sample-data comparators Offset cancellation Comparator
More informationDESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION
DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION SANTOSH KUMAR PATNAIK 1, DR. SWAPNA BANERJEE 2 1,2 E & ECE Department, Indian Institute of Technology, Kharagpur, Kharagpur, India Abstract-This
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationFan in: The number of inputs of a logic gate can handle.
Subject Code: 17333 Model Answer Page 1/ 29 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model
More informationLow Power CMOS Data Converter with SNDR analysis for High Speed System On Chip Applications
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 5, Issue 3 (Mar. - Apr. 2013), PP 42-48 Low Power CMOS Data Converter with SNDR analysis
More informationTHE comparison is the basic operation in an analog-to-digital
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 7, JULY 2006 541 Kickback Noise Reduction Techniques for CMOS Latched Comparators Pedro M. Figueiredo, Member, IEEE, and João
More informationA 8-Bit Hybrid Architecture Current-Steering DAC
A 8-Bit Hybrid Architecture Current-Steering DAC Mr. Ganesha H.S. 1, Dr. Rekha Bhandarkar 2, Ms. Vijayalatha Devadiga 3 1 Student, Electronics and communication, N.M.A.M. Institute of Technology, Karnataka,
More informationDesign of Low Power High Speed Fully Dynamic CMOS Latched Comparator
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic
More informationA SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS
A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS Sang-Min Yoo, Jeffrey Walling, Eum Chan Woo, David Allstot University of Washington, Seattle, WA Submission Highlight A fully-integrated
More informationMixed-Signal-Electronics
1 Mixed-Signal-Electronics PD Dr.-Ing. Stephan Henzler 2 Chapter 6 Nyquist Rate Analog-to-Digital Converters 3 Pipelined ADC 2 4 High-Speed ADC: Pipeline Processing Stephan Henzler Advanced Integrated
More informationA Two- Bit- per- Cycle Successive- Approximation ADC with Background Offset Calibration
M. Casubolo, M. Grassi, A. Lombardi, F. Maloberti, P. Malcovati: "A Two-Bit-per- Cycle Successive-Approximation ADC with Background Calibration"; 15th IEEE Int. Conf. on Electronics, Circuits and Systems,
More informationTopic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection
NMOS Transistors in Series/Parallel Connection Topic 6 CMOS Static & Dynamic Logic Gates Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Transistors can be thought
More informationA NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER
A NEW APPROACH TO DESIGN LOW POWER CMOS FLASH A/D CONVERTER Sudakar S. Chauhan 1, S. Manabala 2, S.C. Bose 3 and R. Chandel 4 1 Department of Electronics & Communication Engineering, Graphic Era University,
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationNovel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis
Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis N. Banerjee, A. Raychowdhury, S. Bhunia, H. Mahmoodi, and K. Roy School of Electrical and Computer Engineering, Purdue University,
More informationChapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver
Chapter 3 Novel Digital-to-Analog Converter with Gamma Correction for On-Panel Data Driver 3.1 INTRODUCTION As last chapter description, we know that there is a nonlinearity relationship between luminance
More informationUNIT-II LOW POWER VLSI DESIGN APPROACHES
UNIT-II LOW POWER VLSI DESIGN APPROACHES Low power Design through Voltage Scaling: The switching power dissipation in CMOS digital integrated circuits is a strong function of the power supply voltage.
More informationDesign of 10-bit current steering DAC with binary and segmented architecture
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 13, Issue 3 Ver. III (May. June. 2018), PP 62-66 www.iosrjournals.org Design of 10-bit current
More informationAlgebraic Modeling of New Enhanced Linearity Threshold Comparator based Flash ADC
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 6, Ver. II (Nov - Dec. 2014), PP 11-19 e-issn: 2319 4200, p-issn No. : 2319 4197 Algebraic Modeling of New Enhanced Linearity Threshold
More informationDesign of a Low Power Current Steering Digital to Analog Converter in CMOS
Design of a Low Power Current Steering Digital to Analog Converter in CMOS Ranjan Kumar Mahapatro M. Tech, Dept. of ECE Centurion University of Technology & Management Paralakhemundi, India Sandipan Pine
More informationSUCCESSIVE approximation register (SAR) analog-todigital
426 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 62, NO. 5, MAY 2015 A Novel Hybrid Radix-/Radix-2 SAR ADC With Fast Convergence and Low Hardware Complexity Manzur Rahman, Arindam
More informationA 2-bit/step SAR ADC structure with one radix-4 DAC
A 2-bit/step SAR ADC structure with one radix-4 DAC M. H. M. Larijani and M. B. Ghaznavi-Ghoushchi a) School of Engineering, Shahed University, Tehran, Iran a) ghaznavi@shahed.ac.ir Abstract: In this letter,
More informationHigh Efficiency Flash ADC Using High Speed Low Power Double Tail Comparator
High Efficiency Flash ADC Using High Speed Low Power Double Tail Sruthi James 1, Ancy Joy 2, Dr.K.T Mathew 3 PG Student [VLSI], Dept. of ECE, Viswajyothy College Of Engineering & Technology, Vazhakulam,Kerala,
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationLow Power, Area Efficient FinFET Circuit Design
Low Power, Area Efficient FinFET Circuit Design Michael C. Wang, Princeton University Abstract FinFET, which is a double-gate field effect transistor (DGFET), is more versatile than traditional single-gate
More informationA 10 Bit Low Power Current Steering Digital to Analog Converter Using 45 nm CMOS and GDI Logic
ISSN 2278 0211 (Online) A 10 Bit Low Power Current Steering Digital to Analog Converter Using 45 nm CMOS and GDI Logic Mehul P. Patel M. E. Student (Electronics & communication Engineering) C.U.Shah College
More informationDesign of Dynamic Latched Comparator with Reduced Kickback Noise
Volume 118 No. 17 2018, 289-298 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Design of Dynamic Latched Comparator with Reduced Kickback Noise N
More informationFlash ADC (Part-I) Architecture & Challenges
project synopsis In The Name of Almighty Lec. 4: Flash ADC (PartI) Architecture & Challenges Lecturer: Samaneh Babayan Integrated Circuit Lab. Department of Computer Science & Engineering ImamReza University
More informationAnother way to implement a folding ADC
Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van
More informationCMOS ADC & DAC Principles
CMOS ADC & DAC Principles Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 201 Table of contents Definitions Digital-to-analog converters Resistive Capacitive
More informationFind Those Elusive ADC Sparkle Codes and Metastable States. by Walt Kester
TUTORIAL Find Those Elusive ADC Sparkle Codes and Metastable States INTRODUCTION by Walt Kester A major concern in the design of digital communications systems is the bit error rate (BER). The effect of
More informationLow Power Adiabatic Logic Design
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic
More informationA Comparative Study of Dynamic Latch Comparator
A Comparative Study of Dynamic Latch Comparator Sandeep K. Arya, Neelkamal Department of Electronics & Communication Engineering Guru Jambheshwar University of Science & Technology, Hisar, India (125001)
More informationInternational Journal of Electronics and Communication Engineering & Technology (IJECET), INTERNATIONAL JOURNAL OF ELECTRONICS AND
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) ISSN 0976 6464(Print) ISSN 0976 6472(Online) Volume 4, Issue 3, May June, 2013, pp. 24-32 IAEME: www.iaeme.com/ijecet.asp
More informationDESIGN, IMPLEMENTATION AND ANALYSIS OF FLASH ADC ARCHITECTURE WITH DIFFERENTIAL AMPLIFIER AS COMPARATOR USING CUSTOM DESIGN APPROACH
DESIGN, IMPLEMENTATION AND ANALYSIS OF FLASH ADC ARCHITECTURE WITH DIFFERENTIAL AMPLIFIER AS COMPARATOR USING CUSTOM DESIGN APPROACH 1 CHANNAKKA LAKKANNAVAR, 2 SHRIKANTH K. SHIRAKOL, 3 KALMESHWAR N. HOSUR
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationDesign of 4-bit Flash Analog to Digital Converter using CMOS Comparator in Tanner Tool
70 Design of 4-bit Flash Analog to Digital Converter using CMOS Comparator in Tanner Tool Nupur S. Kakde Dept. of Electronics Engineering G.H.Raisoni College of Engineering Nagpur, India Amol Y. Deshmukh
More informationA High-Speed 64-Bit Binary Comparator
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834, p- ISSN: 2278-8735. Volume 4, Issue 5 (Jan. - Feb. 2013), PP 38-50 A High-Speed 64-Bit Binary Comparator Anjuli,
More informationA Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs
1 A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline 2 Motivation The Calibration
More informationInternational Journal of Scientific & Engineering Research, Volume 4, Issue 5, MAY-2013 ISSN
High-Speed 64-Bit Binary using Three Different Logic Styles Anjuli (Student Member IEEE), Satyajit Anand Abstract--High-speed 64-bit binary comparator using three different logic styles is proposed in
More informationNumber system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished
Number system: the system used to count discrete units is called number system Decimal system: the number system that contains 10 distinguished symbols that is 0-9 or digits is called decimal system. As
More informationVLSI Implementation of a Simple Spiking Neuron Model
VLSI Implementation of a Simple Spiking Neuron Model Abdullah H. Ozcan Vamshi Chatla ECE 6332 Fall 2009 University of Virginia aho3h@virginia.edu vkc5em@virginia.edu ABSTRACT In this paper, we design a
More information4bit,6.5GHz Flash ADC for High Speed Application in 130nm
Australian Journal of Basic and Applied Sciences, 5(10): 99-106, 2011 ISSN 1991-8178 4bit,6.5GHz Flash ADC for High Speed Application in 130nm 1 M.J. Taghizadeh.Marvast, 2 M.A. Mohd.Ali, 3 H. Sanusi Department
More informationINTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY (IJCET) HIGH-SPEED 64-BIT BINARY COMPARATOR USING NEW APPROACH
INTERNATIONAL JOURNAL OF COMPUTER ENGINEERING & TECHNOLOGY (IJCET) ISSN 0976 6367(Print) ISSN 0976 6375(Online) Volume 4, Issue 1, January- February (2013), pp. 325-336 IAEME:www.iaeme.com/ijcet.asp Journal
More informationImplementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST
ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department
More informationDIGITALLY controlled and area-efficient calibration circuits
246 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 5, MAY 2005 A Low-Voltage 10-Bit CMOS DAC in 0.01-mm 2 Die Area Brandon Greenley, Raymond Veith, Dong-Young Chang, and Un-Ku
More informationINTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET)
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) International Journal of Electrical Engineering and Technology (IJEET), ISSN 0976 6545(Print), ISSN 0976 6545(Print) ISSN 0976 6553(Online)
More informationPass Transistor and CMOS Logic Configuration based De- Multiplexers
Abstract: Pass Transistor and CMOS Logic Configuration based De- Multiplexers 1 K Rama Krishna, 2 Madanna, 1 PG Scholar VLSI System Design, Geethanajali College of Engineering and Technology, 2 HOD Dept
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationAnalysis and Design of High Speed Low Power Comparator in ADC
Analysis and Design of High Speed Low Power Comparator in ADC Yogesh Kumar M. Tech DCRUST (Sonipat) ABSTRACT: The fast growing electronics industry is pushing towards high speed low power analog to digital
More information2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS
2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS November 30 - December 3, 2008 Venetian Macao Resort-Hotel Macao, China IEEE Catalog Number: CFP08APC-USB ISBN: 978-1-4244-2342-2 Library of Congress:
More informationLab Exercise 6: Digital/Analog conversion
Lab Exercise 6: Digital/Analog conversion Introduction In this lab exercise, you will study circuits for analog-to-digital and digital-to-analog conversion Preparation Before arriving at the lab, you should
More informationDesign of 12-bit 100-MHz Current-Steering DAC for SOC Applications
Design of 12-bit 100-MHz Current-Steering DAC for SOC Applications Chun-Yueh Huang Tsung-Tien Hou, and Chi-Chieh Chuang Department of Electronic Engineering Kun Shan Universiv of Technology Yung-Kang,
More informationThe counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive
1 The counterpart to a DAC is the ADC, which is generally a more complicated circuit. One of the most popular ADC circuit is the successive approximation converter. 2 3 The idea of sampling is fully covered
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationEnhancement of Design Quality for an 8-bit ALU
ABHIYANTRIKI An International Journal of Engineering & Technology (A Peer Reviewed & Indexed Journal) Vol. 3, No. 5 (May, 2016) http://www.aijet.in/ eissn: 2394-627X Enhancement of Design Quality for an
More informationImplementation of High Performance Carry Save Adder Using Domino Logic
Page 136 Implementation of High Performance Carry Save Adder Using Domino Logic T.Jayasimha 1, Daka Lakshmi 2, M.Gokula Lakshmi 3, S.Kiruthiga 4 and K.Kaviya 5 1 Assistant Professor, Department of ECE,
More informationGdi Technique Based Carry Look Ahead Adder Design
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 6, Ver. I (Nov - Dec. 2014), PP 01-09 e-issn: 2319 4200, p-issn No. : 2319 4197 Gdi Technique Based Carry Look Ahead Adder Design
More informationApplying Analog Techniques in Digital CMOS Buffers to Improve Speed and Noise Immunity
C Analog Integrated Circuits and Signal Processing, 27, 275 279, 2001 2001 Kluwer Academic Publishers. Manufactured in The Netherlands. Applying Analog Techniques in Digital CMOS Buffers to Improve Speed
More informationA Low-Power SRAM Design Using Quiet-Bitline Architecture
A Low-Power SRAM Design Using uiet-bitline Architecture Shin-Pao Cheng Shi-Yu Huang Electrical Engineering Department National Tsing-Hua University, Taiwan Abstract This paper presents a low-power SRAM
More informationUNIT-IV Combinational Logic
UNIT-IV Combinational Logic Introduction: The signals are usually represented by discrete bands of analog levels in digital electronic circuits or digital electronics instead of continuous ranges represented
More informationDesign of Analog Integrated Systems (ECE 615) Outline
Design of Analog Integrated Systems (ECE 615) Lecture 9 SAR and Cyclic (Algorithmic) Analog-to-Digital Converters Ayman H. Ismail Integrated Circuits Laboratory Ain Shams University Cairo, Egypt ayman.hassan@eng.asu.edu.eg
More informationA simple 3.8mW, 300MHz, 4-bit flash analog-to-digital converter
A simple 3.8mW, 300MHz, 4bit flash analogtodigital converter Laurent de Lamarre a, MarieMinerve Louërat a and Andreas Kaiser b a LIP6 UPMC Paris 6, 2 rue Cuvier, 75005 Paris, France; b IEMNISEN UMR CNRS
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationDesign of High Performance Arithmetic and Logic Circuits in DSM Technology
Design of High Performance Arithmetic and Logic Circuits in DSM Technology Salendra.Govindarajulu 1, Dr.T.Jayachandra Prasad 2, N.Ramanjaneyulu 3 1 Associate Professor, ECE, RGMCET, Nandyal, JNTU, A.P.Email:
More informationA Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 14, Number 4, 2011, 380 391 A Clock Generating System for USB 2.0 with a High-PSR Bandgap Reference Generator Seok KIM 1, Seung-Taek YOO 1,2,
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationA Low Power Small Area Multi-bit Quantizer with A Capacitor String in Sigma-Delta Modulator
A Low Power Small Area Multi-bit uantizer with A Capacitor String in Sigma-Delta Modulator Xuia Wang, Jian Xu, and Xiaobo Wu Abstract An ultra-low power area-efficient fully differential multi-bit quantizer
More information7710 Mandan Road #102 Greenbelt, MD May 10, 2007
7710 Mandan Road #102 Greenbelt, MD 20770 May 10, 2007 Prof. Timothy Horiuchi Department of Electrical and Computer Engineering A.V. Williams 2215 University of Maryland College Park, MD 20742 Dear Prof.
More informationVLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC
VLSI DESIGN OF 12-BIT ADC WITH 1GSPS IN 180NM CMOS INTEGRATING WITH SAR AND TWO-STEP FLASH ADC 1 K.LOKESH KRISHNA, 2 T.RAMASHRI 1 Associate Professor, Department of ECE, Sri Venkateswara College of Engineering
More information12-Bit Pipeline ADC Implemented in 0.09-um Digital CMOS Technology for Powerline Alliance
2-Bit Pipeline ADC Implemented in 0.09-um Digital CMOS Technology for Powerline Alliance Olga Joy L. Gerasta, Lavern S. Bete, Jayson C. Loreto, Sheerah Dale M. Orlasan, and Honey Mae N. Tagalogon Microelectronics
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationA 12-bit Hybrid DAC with Swing Reduced Driver
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 2 (Sep. Oct. 2013), PP 35-39 e-issn: 2319 4200, p-issn No. : 2319 4197 A 12-bit Hybrid DAC with Swing Reduced Driver Muneswaran Suthaskumar
More informationFigure 1 Typical block diagram of a high speed voltage comparator.
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 6, Ver. I (Nov. - Dec. 2016), PP 58-63 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Low Power Efficient
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More informationAnalysis & Design of low Power Dynamic Latched Double-Tail Comparator
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 11 May 2016 ISSN (online): 2349-784X Analysis & Design of low Power Dynamic Latched Double-Tail Comparator Manish Kumar
More information12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders
12-nm Novel Topologies of LPHP: Low-Power High- Performance 2 4 and 4 16 Mixed-Logic Line Decoders Mr.Devanaboina Ramu, M.tech Dept. of Electronics and Communication Engineering Sri Vasavi Institute of
More informationUNIT-III GATE LEVEL DESIGN
UNIT-III GATE LEVEL DESIGN LOGIC GATES AND OTHER COMPLEX GATES: Invert(nmos, cmos, Bicmos) NAND Gate(nmos, cmos, Bicmos) NOR Gate(nmos, cmos, Bicmos) The module (integrated circuit) is implemented in terms
More informationHigh Performance Low-Power Signed Multiplier
High Performance Low-Power Signed Multiplier Amir R. Attarha Mehrdad Nourani VLSI Circuits & Systems Laboratory Department of Electrical and Computer Engineering University of Tehran, IRAN Email: attarha@khorshid.ece.ut.ac.ir
More informationPerformance Analysis of 4-bit Flash ADC with Different Comparators Designed in 0.18um Technology
Performance Analysis of 4-bit Flash with Different Comparators Designed in 0.18um Technology A.Nandhini PG Scholar, Dept of ECE Kumaraguru College of Technology Coimbatore -641 049 M.Shanthi Associate
More informationRESIDUE AMPLIFIER PIPELINE ADC
RESIDUE AMPLIFIER PIPELINE ADC A direct-conversion ADC designed only with Op-Amps Abstract This project explores the design of a type of direct-conversion ADC called a Residue Amplifier Pipeline ADC. Direct-conversion
More informationOptimizing the Stage Resolution of a 10-Bit, 50 Ms/Sec Pipelined A/D Converter & Its Impact on Speed, Power, Area, and Linearity
Circuits and Systems, 202, 3, 66-75 http://dx.doi.org/0.4236/cs.202.32022 Published Online April 202 (http://www.scirp.org/journal/cs) Optimizing the Stage Resolution of a 0-Bit, 50 Ms/Sec Pipelined A/D
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informationDigital Calibration for Current-Steering DAC Linearity Enhancement
Digital Calibration for Current-Steering DAC Linearity Enhancement Faculty of Science and Technology, Division of Electronics & Informatics Gunma University Shaiful Nizam Mohyar, Haruo Kobayashi Gunma
More informationLow-Power Digital CMOS Design: A Survey
Low-Power Digital CMOS Design: A Survey Krister Landernäs June 4, 2005 Department of Computer Science and Electronics, Mälardalen University Abstract The aim of this document is to provide the reader with
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More information