FEATURES DESCRIPTIO APPLICATIO S. LTC1344 Software-Selectable Cable Terminator TYPICAL APPLICATION
|
|
- Morris Washington
- 6 years ago
- Views:
Transcription
1 LT Software-Selectable able Terminator FETRES Software-Selectable able Termination for: RS (V.) RS (V.) RS (V.) RS RS EI0 EI0- V. V. X. Outputs Won t Load the Line with Power Off PPLITIO S Data Networking S and DS Data Routers DESRIPTIO The LT features six software-selectable multiprotocol cable terminators. Each terminator can be configured as an RS (V.) 0Ω minimum differential load, V. T-network load or an open circuit for use with RS (V.) or RS (V.) transceivers that provide their own termination. When combined with the LT, the LT forms a complete software-selectable multiprotocol serial port. data bus latch feature allows sharing of the select lines between multiple interface ports. The LT is available in a -lead SSOP., LT and LT are registered trademarks of Linear Technology orporation. TYPIL PPLITI TS DSR DD DTR RTS RL TM RXD RX TX STE TXD LL Daisy-hained ontrol Outputs LT LT R D D D D R D D D D LT 0 LL () TXD () TXD STE () STE TX () TX RX () RX RXD () RXD TM () SGND () SHIELD () RL (0) RTS () RTS DTR () DTR DD () DD DSR () DSR TS () TS D- NETOR T0
2 LT SOLTE MXIMM RTINGS W W W (Note ) Positive Supply Voltage ( )... V Negative Supply Voltage (V EE )....V Input Voltage (Logic Inputs)... V EE 0.V to + 0.V Input Voltage (Load Inputs)... ±V Operating Temperature Range LT... 0 to 0 LTI... 0 to Storage Temperature Range... to Lead Temperature (Soldering, sec) PKGE/ORDER I FOR V EE GND TOP VIEW M DE/DTE LTH 0 R R R R R R GND W TIO ORDER PRT NMER LTG LTIG G PKGE -LED PLSTI SSOP T JMX =, θ J = 0 /W onsult factory for Military grade parts. ELETRIL HRTERISTIS The denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T =. = V ±%, V EE = V ±%, T = T MIN to T MX (Notes, ) unless otherwise noted. SYMOL PRMETER DITIS MIN TYP MX NITS Supplies I Supply urrent ll Digital Pins = GND or µ Terminator Pins R V. Differential Mode Impedance ll Loads (Figure ), V V M V (ommercial) 0 0 Ω ommon Mode Impedance ll Loads (Figure ), V V M V (ommercial) Ω ll Loads (Figure ), V V M V (Industrial) 0 Ω ll Loads (Figure ), V V M V (Industrial) 0 0 Ω R V. Differential Mode Impedance ll Loads (Figure ), V V M V (ommercial) 0 Ω ll Loads (Figure ), V M = 0V (ommercial) 0 0 Ω ll Loads (Figure ), V M = 0V (Industrial) Ω I LEK High Impedance Leakage urrent ll Loads, V V M V (ommercial) ± ±0 µ Logic Inputs V IH Input High Voltage ll Logic Input Pins V V IL Input Low Voltage ll Logic Input Pins 0. V I IN Input urrent ll Logic Input Pins ± µ Note : bsolute Maximum Ratings are those values beyond which the life of a device may be impaired. Note : ll currents into device pins are positive; all currents out of device pins are negative. ll voltages are reference to ground unless otherwise specified. Note : ll typicals are given at = V, V EE = V, T =.
3 LT TYPIL PERFORMNE HRTERISTIS W V. or V. Differential Mode Impedance vs Temperature V. or V. Differential Mode Impedance vs ommon Mode Voltage V. or V. Differential Mode Impedance vs Supply Voltage ( ) DIFFERENTIL MODE IMPEDNE (Ω) 0 V M = V V M = V V M = 0V V M = V DIFFERENTIL MODE IMPEDNE (Ω) DIFFERENTIL MODE IMPEDNE (Ω) TEMPERTRE ( ) 0 0 OMM MODE VOLTGE (V) VOLTGE (V) G0 G0 G0 V. or V. Differential Mode Impedance vs Negative Supply Voltage (V EE ) V. ommon Mode Impedance vs Temperature V. ommon Mode Impedance vs ommon Mode Voltage DIFFERENTIL MODE IMPEDNE (Ω) OMM MODE IMPEDNE (Ω) V M = V V M = V V M = 0V OMM MODE IMPEDNE (Ω) V EE VOLTGE (V) TEMPERTRE ( ) 0 OMM MODE VOLTGE (V) G0 G0 G0 V. ommon Mode Impedance vs Supply Voltage ( ) V. ommon Mode Inpedance vs Negative Supply Voltage (V EE ) Supply urrent vs Temperature OMM MODE IMPEDNE (Ω) OMM MODE IMPEDNE (Ω) SPPLY RRENT (µ) VOLTGE (V)...0. V EE VOLTGE (V) TEMPERTRE ( ) G0 G0 G0
4 LT PIN FNTIS (Pin ): TTL Level Mode Select Input. The data on is latched when LTH is high. V EE (Pin ): Negative Supply Voltage Input. an connect directly to the LT V EE pin. (Pin ): Load enter Tap. (Pin ): Load Node. (Pin ): Load Node. (Pin ): Load Node. (Pin ): Load Node. (Pin ): Load enter Tap. (Pin ): Load Node. (Pin ): Load Node. (Pin ): Load enter Tap. GND (Pin ): Ground onnection for Load to Load. GND (Pin ): Ground onnection for Load to Load. (Pin ): Positive Supply Input..V.V. R (Pin ): Load Node. R (Pin ): Load Node. R (Pin ): Load Node. R (Pin ): Load Node. R (Pin ): Load Node. R (Pin 0): Load Node. LTH (Pin ): TTL Level Logic Signal Latch Input. When it is low the input buffers on,, M and DE/DTE are transparent. When it is high the logic pins are latched into their respective input buffers. The data latch allows the select lines to be shared between multiple I/O ports. DE/DTE (Pin ): TTL Level Mode Select Input. The DE mode is selected when it is high and DTE mode when low. The data on DE/DTE is latched when LTH is high. M (Pin ): TTL Level Mode Select Input. The data on M is latched when LTH is high. (Pin ): TTL Level Mode Select Input. The data on is latched when LTH is high. TEST IRITS Ω V S ±V OR ±V Ω, Ω V ±V S Ω F0 F0 Figure. Differential V. or V. Impedance Measurement Figure. V. ommon Mode Impedance Measurement
5 LT W ODE SELETIO LT MODE NME DE/DTE M R R R V./RS X RS V. V. V. 0 0 V. V. Reserved V. V. V. 0 0 V. V. V. X. 0 0 V. V. V. 0 V. V. V V. V. V. V. V. 0 0 V. V. V. V. V. RS0/RS/V. 0 0 V. V. V. 0 V. V. V./RS X 0 No able X V. V. V. V. V. V. X = don t care, 0 = logic low, = logic high S Ω S Ω S Ω V. Mode V. Mode Hi- Mode F0 Figure. LT Modes
6 LT PPLITIS INFORMTI Multiprotocol able Termination W One of the most difficult problems facing the designer of a multiprotocol serial interface is how to allow the transmitters and receivers for different electrical standards to share connector pins. In some cases the transmitters and receivers for each interface standard can be simply tied together and the appropriate circuitry enabled. ut the biggest problem still remains: how to switch the various cable terminations required by the different standards. Traditional implementations have included switching resistors with expensive relays or requiring the user to change termination modules every time the interface standard has changed. ustom cables have been used with the termination in the cable head or separate terminations are built on the board, and a custom cable routes the signals to the appropriate termination. Switching the terminations using FETs is difficult because the FETs must remain off even though the signal voltage is beyond the supply voltage for the FET drivers or the power is off. The LT solves the cable termination switching problem via software control. The LT provides termination for the V. (RS), V. (RS), V. (RS) and V. electrical protocols. V. (RS) Termination typical V. unbalanced interface is shown in Figure. V. single-ended generator output with ground is connected to a differential receiver with inputs ' connected to and input ' connected to the signal return ground. The receiver s ground ' is separate from the signal return. sually no cable termination is required for V. interfaces but the receiver inputs must be compliant with the impedance curve shown in Figure. In V. mode, both switches and S are turned off so the only cable termination is the input impedance of the V. receiver. GENERTOR LNED INTERNETING LE LOD LE TERMINTI ' ' ' Figure. Typical V. Interface.m S V Ω REEIVER LT V. REEIVER V Figure. V. Interface sing the LT F0 V. (RS) Termination typical V. balanced interface is shown in Figure. V. differential generator with outputs and with ground is connected to a differential receiver with ground ', inputs ' connected to, ' connected to. The V. interface requires a different termination at the receiver end that has a minimum value of 0Ω. The receiver inputs must also be compliant with the impedance curve shown in Figure. In V. mode, switch is turned on and S is turned off so the cable is terminated with a Ω impedance. I V V V.m F0
7 PPLITIS INFORMTI GENERTOR W LNED INTERNETING LE ' ' LOD LE TERMINTI 0Ω MIN REEIVER GENERTOR LNED INTERNETING LE ' LT LOD LE TERMINTI REEIVER Figure. Typical V. Interface ' F0 ' F0 Figure. Typical V. Interface LT V. REEIVER LT V. REEIVER S Ω S Ω k F0 I.m Figure. V. Interface sing the LT.m V V V V V Figure. V. Interface sing the LT F0 V. (RS) Termination typical V. unbalanced interface is shown in Figure. V. single-ended generator output with ground is connected to a single-ended receiver with inputs ' connected to, ground ' connected via the signal return ground to. The V. standard requires a k terminating resistor to ground which is included in almost all compliant receivers as shown in Figure. ecause the termination is included in the receiver, both switches and S in the LT are turned off. V. Termination typical V. balanced interface is shown in Figure. V. differential generator with outputs and with ground is connected to a differential receiver with ground ', inputs ' connected to, ' connected to. The V. interface requires a T-network termination at the receiver end and the generator end. In V. mode both switches and S in the LT are turned on as shown in Figure. The differential impedance measured at the connector must be 0Ω ±Ω and the impedance between shorted terminals ' and ' to ground ' must be Ω ±Ω. The input impedance of the V. receiver is connected in parallel with the T-network inside the LT, which can cause the overall impedance to fail the specification on the
8 LT PPLITIS INFORMTI W GENERTOR LNED INTERNETING LE ' LOD LE TERMINTI REEIVER V. DRIVER LT Ω S 0Ω Ω Ω 0Ω 0Ω ' ' 0Ω F F Figure. Typical V. Interface Figure. V. Driver sing the LT S V LT V. REEIVER Ω V I V m V V and to ground must be Ω ±Ω. For the generator termination, switches and S are both on and the top side of the center resistor is brought out to a pin so it can be bypassed with an external capacitor to reduce common mode noise as shown in Figure. ny mismatch in the driver rise and fall times or skew in the driver propagation delays will force current through the center termination resistor to ground causing a high frequency common mode spike on the and terminals. The common mode spike can cause EMI problems that are reduced by capacitor which shunts much of the common mode energy to ground rather than down the cable. 0.m Figure. V. Receiver sing the LT F low side. However, all of Linear Technology s V. receivers meet the RS input impedance specification as shown in Figure, which insures compliance with the V. specification when used with the LT. The generator differential impedance must be 0Ω to Ω and the impedance between shorted terminals The LTH Pin The LTH pin () allows the select lines (,, M and DE/DTE) to be shared with multiple LTs, each with its own LTH signal. When the LTH pin is held low the select line input buffers are transparent. When the LTH pin is pulled high, the select line input buffers latch the state of the Select pins so that changes on the select lines are ignored until LTH is pulled low again. If the latch feature is not used, the LTH pin should be tied to ground.
9 LT TYPIL PPLITIS N Figure shows a typical application for the LT using the LT mixed mode transceiver chip to generate the clock and data signals for a serial interface. The LT V EE supply is generated from the LT charge pump and the select lines,, M, DE and LTH are shared by both chips. Each driver output and receiver input is connected to one of the LT termination ports. Each electrical protocol can then be chosen using the digital select lines. M M LT DE/DTE DE/DTE LTH LTH VEE V 0 +.µf LT M DE/DTE LTH 0 DTE DE TXD + RXD + TXD RXD STE + TX + STE TX N RX + N RX RX + N RX N TX + STE + TX STE RXD + TXD + RXD TXD F Figure. Typical pplication sing the LT
10 LT TYPIL PPLITIS N ontroller Selectable Multiprotocol DTE Port with D- onnector DTE_LL/DE_TM DTE_TXD/DE_RXD DTE_ST/DE_RX DTE_TX/DE_TX DTE_RX/DE_STE DTE_RXD/DE_TXD DTE_TM/DE_LL V 0k 0 0 LT TRL LTH INVERT SET GND L HRGE PMP D D D D R DE M 0 E +.µf V EE DE/ DTE M LT LTH 0 DTE LL D- NETOR TXD TXD STE STE TX TX RX RX RXD RXD TM SGND DE TM RXD RXD RX RX TX TX STE STE TXD TXD LL DTE_RL/DE_RL DTE_RTS/DE_TS DTE_DTR/DE_DSR DTE_DD/DE_DD DTE_DSR/DE_DTR DTE_TS/DE_RTS LTH L 0k 0 0 LT TRL LTH INVERT SET GND L HRGE PMP D D D D R DE M 0 E +.µf RL 0 SHIELD RTS RTS DTR DTR DD DD DSR DSR TS TS RL TS TS DSR DSR DD DD DTR DTR RTS RTS T0 DE/DTE M
11 LT TYPIL PPLITIS N able Selectable Multiprotocol DTE Port with D- onnector DTE_TXD/DE_RXD DTE_STE/DE_RX DTE_TX/DE_TX DTE_RX/DE_STE DTE_RXD/DE_TXD V 0k 0 0 LT TRL LTH INVERT SET GND L HRGE PMP D D D D R DE M 0 E +.µf V EE DE/ DTE M LT 0 LTH D- NETOR DTE TXD TXD STE STE TX TX RX RX RXD RXD SGND SHIELD DE RXD RXD RX RX TX TX STE STE TXD TXD DTE_RTS/DE_TS DTE_DTR/DE_DSR DTE_DD/DE_DD DTE_DSR/DE_DTR DTE_TS/ DE_RTS L 0k 0 0 LT TRL LTH INVERT SET GND L HRGE PMP D D D D R DE M 0 E +.µf k R k R k LE WIRING FOR MODE SELETI MODE PIN PIN V. PIN PIN EI-0, RS, N PIN V., X. RS PIN N DE/DTE 0 LE WIRING FOR DTE/DE SELETI MODE PIN DTE PIN DE N RTS RTS DTR DTR DD DD DSR DSR TS TS TS TS DSR DSR DD DD DTR DTR RTS RTS T0 Information furnished by Linear Technology orporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology orporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
12 LT PKGE DESRIPTI Dimensions in inches (millimeters) unless otherwise noted. G Package -Lead Plastic SSOP (0.0) (LT DWG # 0-0-0).0.* (0. 0.) 0..0 (0.0 0.).0.** (0.0 0.).. ( ) ( ) ( ) NOTE: DIMENSIS RE IN MILLIMETERS * DIMENSIS DO NOT INLDE MOLD FLSH. MOLD FLSH SHLL NOT EXEED 0.mm (0.00") PER SIDE ** DIMENSIS DO NOT INLDE INTERLED FLSH. INTERLED FLSH SHLL NOT EXEED 0.mm (0.0") PER SIDE 0. (0.0) S ( ) ( ) G SSOP RELTED PRTS PRT NMER DESRIPTI OMMENTS LT Single Supply RS/RS Transceiver RS Dr/Rx or RS Dr/Rx Pairs LT Multiprotocol Serial Transceiver Software Selectable Mulitprotocol Interface LT Single Supply V. Transceiver Dr/ Rx for Data and LK Signals LT Dual Supply V. Transceiver Dr/ Rx for Data and LK Signals LT Multiprotocol able Terminator, Pin ompatible to LT llows Separate RS Mode LT Multiprotocol Serial Transceiver Dr/ Rx for Data and LK Signals LT Multiprotocol Serial Transceiver Dr/ Rx for ontrol Signals and LL LT Multiprotocol Serial Transceiver Dr/ Rx for ontrol Signals, LL, RL amd TM Linear Technology orporation 0 Mcarthy lvd., Milpitas, 0- (0) -0 FX: (0) fa LT/TP 000 K REV PRINTED IN S LINER TEHNOLOGY ORPORTI
+5V Multiprotocol, Software-Selectable Cable Terminator
19-1775; Rev 0; 2/01 +5V Multiprotocol, Software-Selectable General Description The contains six software-selectable, multiprotocol cable termination networks. Each network is capable of terminating V.11
More informationDESCRIPTIO LTC1543. Software-Selectable Multiprotocol Transceiver FEATURES APPLICATIO S TYPICAL APPLICATIO
LTC FETRES Software-Selectable Transceiver Supports: RS, RS, EI0, EI0-, V., V., X. TV/Detecon Inc. Certified NET and NET Compliant (Test Report No. NET/0/) TR Compliant (Test Report No. CTR/00/) Software-Selectable
More information+3.3V Multiprotocol Software-Selectable Cable Terminators and Transceivers
19-1801; Rev 2; 6/04 +3.3V Multiprotocol Software-Selectable General Description The contain five software-selectable multiprotocol cable termination networks. Each network is capable of terminating V.11
More information+5V Multiprotocol, Software-Selectable Control Transceivers
-; Rev ; / +V Multiprotocol, Software-Selectable General Description The MXL/MX are four-driver/four-receiver multiprotocol transceivers that operate from a single +V supply in conjunction with the MXL.
More information+3.3V Multiprotocol 3Tx/3Rx Software-Selectable Control Transceivers
19-173; Rev 1; 8/1 +3.3V Multiprotocol 3Tx/3Rx General Description The are three-driver/three-receiver multiprotocol transceivers that operate from a single +3.3V supply. The, along with the MAX317 and
More information+3.3V, Multiprotocol, 3 Tx/3 Rx, Software- Selectable Clock/Data Transceiver
19-333; Rev ; 4/ +3.3V, Multiprotocol, 3 Tx/3 Rx, Software- General Description The is a three-driver/three-receiver multiprotocol transceiver that operates from a +3.3V single supply. The, along with
More informationMAX13171E/MAX13173E/MAX13175E
19-4595; Rev 3; 8/11 EVLUTION KIT VILBLE Multiprotocol, Pin-Selectable General Description The MX13171E along with the MX13173E/ MX13175E, form a complete pin-selectable data terminal equipment (DTE) or
More informationLT1780/LT1781 Low Power 5V RS232 Dual Driver/Receiver with ±15kV ESD Protection DESCRIPTIO
FEATRES ma Max Supply Current ESD Protection to IEC -- Level ±1kV Air Gap, ±kv Contact ses Small Capacitors:.1µF kbaud Operation for R L = 3k, C L = pf kbaud Operation for R L = 3k, C L = pf Outputs Withstand
More informationLT1342 5V RS232 Transceiver with 3V Logic Interface DESCRIPTIO
V RS Transceiver with V Logic Interface FEATRES ESD Protection Over ±kv V Logic Interface ses Small Capacitors:.µF,.µF µa Supply Current in Shutdown Low Power Driver Disable Operating Mode Pin Compatible
More informationLTC1515 Series Step-Up/Step-Down Switched Capacitor DC/DC Converters with Reset DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION
LTC Series Step-p/Step-Down Switched Capacitor DC/DC Converters with Reset FEATRES Adjustable/Selectable 3V, 3.3V or V Output Voltages V to V Input Voltage Range p to ma Output Current Only Three External
More informationDESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION. LT1039A/LT1039A-16 Triple RS232 Driver/Receiver with Shutdown
FEATRES On-Chip ESD Protection: ±15kV Human Body Model ±15kV IEC-00-4-2 Air Gap Test** ±8kV IEC-00-4-2 Contact Test 125kBd Operation with 3kΩ/2500pF Load 250kBd Operation with 3kΩ/00pF Load Operates from
More informationFEATURES DESCRIPTIO TYPICAL APPLICATION. LTC1546 Software-Selectable Multiprotocol Transceiver with Termination APPLICATIO S
LC Software-Selectable Multiprotocol ransceiver with ermination FERES Software-Selectable ransceiver Supports: RS, RS, EI0, EI0-, V., V., X. V elecom Services Inc. Certified NE, NE and B Compliant On-Chip
More informationDESCRIPTIO. LTC1323 Single 5V AppleTalk Transceiver
LTC Single V AppleTalk Transceiver FEATRES Single Chip Provides Complete LocalTalk /AppleTalk Port Operates From a Single V Supply ESD Protection to ±0kV on Receiver Inputs and Driver Outputs Low Power:
More informationSP339E RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION
DECEMBER 2013 REV. 1.0.4 GENERAL DESCRIPTION The SP339 is an advanced multiprotocol transceiver supporting RS-232, RS-485, and RS-422 serial standards in a 40 pin QFN package. Integrated cable termination
More informationSerial Controlled, 8-Channel SPST Switch
General Description The analog switch with serial digital interface offers eight separately controlled single-pole-single-throw (SPST) switches. ll switches conduct equally in either direction, and on-resistance
More informationProgrammable RS-232/RS-485 Transceiver
SP334 Programmable RS-3/ Transceiver V Only Operation Software Programmable RS-3 or RS- 48 Selection Three RS-3 Drivers and Five Receivers in RS-3 Mode Two Full-Duplex Transceivers in Mode Full Differential
More informationDESCRIPTIO APPLICATIO S TYPICAL APPLICATIO. LTC2847 Software-Selectable Multiprotocol Transceiver with Termination and 3.3V Digital Interface FEATURES
FERES Software-Selectable ransceiver Supports: RS232, RS449, EI530, EI530-, V.35, V.36, X.21 Operates from Single 5V Supply Separate Supply Pin for Digital Interface Works down to 3V On-Chip Cable ermination
More informationDESCRIPTIO TYPICAL APPLICATIO. LTC1383 5V Low Power RS232 Transceiver FEATURES APPLICATIO S
LTC V Low Power RS Transceiver FEATRES Operates from a Single V Supply Low Supply Current: I CC = µa ESD Protection Over ±kv Available in -Pin SOIC Narrow Package ses Small Capacitors: Operates to kbaud
More informationFEATURES APPLICATIONS TYPICAL APPLICATION. LTC1451 LTC1452/LTC Bit Rail-to-Rail Micropower DACs in SO-8 DESCRIPTION
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
More informationFEATURES TYPICAL APPLICATIO. LTC1382 5V Low Power RS232 Transceiver with Shutdown DESCRIPTIO APPLICATIO S
FEATRES Operates from a Single V Supply Low Supply Current: I CC = µa I CC =.µa in Shutdown Mode ESD Protection Over ±1kV ses Small Capacitors:.1µF Operates to 1kBaud Output Overvoltage Does Not Force
More informationFEATURES DESCRIPTIO APPLICATIO S TYPICAL APPLICATIO LTC1481 Ultralow Power RS485 Transceiver with Shutdown
FETES Low Power: I CC = 12µ Max with Driver Disabled Drivers/eceivers Have ±1kV ESD Protection 1µ Quiescent Current in Shutdown Mode High Speed: p to 2.5Mbits/s Data ate I CC = 5µ Max with Driver Enabled,
More informationDESCRIPTION FEATURES APPLICATIONS. LTC / LTC /LTC1329A-50 Micropower 8-Bit Current Output D/A Converter TYPICAL APPLICATION
LTC9-/ LTC9-/LTC9A- Micropower -Bit Current Output D/A Converter FEATRES Guaranteed Precision Full-Scale DAC Output Current at C: LTC9A- µa ±% LTC9- µa ±% LTC9- µa ±% Wide Output Voltage DC Compliance:
More informationDESCRIPTIO. LTC1446/LTC1446L Dual 12-Bit Rail-to-Rail Micropower DACs in SO-8
Dual 12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES Dual DACs with 12-Bit Resolution SO-8 Package Rail-to-Rail Output Amplifiers 3V Operation (LTC1446L): I CC = 65µA Typ 5V Operation (LTC1446): I
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS-3 and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations
More informationDESCRIPTIO FEATURES TYPICAL APPLICATIO. LT1080/LT1081 Advanced Low Power 5V RS232 Dual Driver/Receiver APPLICATIO S
Advanced Low Power V RS Dual Driver/Receiver FEATRES Superior to CMOS Improved Speed: Operates over kbaud Improved Protection: Outputs Can Be Forced to ±0V without Damage Three-State Outputs Are High Impedance
More informationFEATURES DESCRIPTIO APPLICATIO S LTC1451 LTC1452/LTC Bit Rail-to-Rail Micropower DACs in SO-8 TYPICAL APPLICATIO
12-Bit Rail-to-Rail Micropower DACs in SO-8 FEATRES 12-Bit Resolution Buffered True Rail-to-Rail Voltage Output 3V Operation (LTC1453), I CC : 250µA Typ 5V Operation (), I CC : 400µA Typ 3V to 5V Operation
More informationXR3160E RS-232/RS-485/RS-422 TRANSCEIVER WITH 15KV ESD PROTECTION
Sept 2013 Rev. 1.0.0 GENERAL DESCRIPTION The XR3160 is an advanced multiprotocol transceiver supporting RS-232, RS-485, and RS-422 serial standards. Full operation requires only four external charge pump
More informationISOVCC B Y Z YR C1HI C2LO C2HI ISOCOM ±60V. C4 10nF. Maxim Integrated Products 1
19-2778; Rev ; 2/3 High CMRR RS-485 Transceiver General Description The is a high CMRR RS-485/RS-422 data-communications interface providing ±6 isolation in a hybrid microcircuit. single +5V supply on
More informationSP339E RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION
RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION DECEMBER 2011 REV. 1.0.1 GENERAL DESCRIPTION The SP339 is an advanced multiprotocol transceiver supporting RS-232, RS-485, and RS-422 serial standards
More informationPMC66-SIO4BXR-SYNC. Features:
66-SIO4BXR-SY Four hannel High erformance Serial I/O ard Featuring /RS232/RS423 Software onfigurable Transceivers and 32K Byte FIFO Buffers (256K Byte Total) The 66-SI04BXR-SY is a four channel synchronous
More informationProgrammable RS-232/RS-485 Transceiver
SP334 Programmable RS-3/ Transceiver V Single Supply Operation Software Programmable RS-3 or Selection Three RS-3 Drivers and Five Receivers in RS-3 Mode Two Full-Duplex Transceivers in Mode Full Differential
More informationLMS485 5V Low Power RS-485 / RS-422 Differential Bus Transceiver
5V Low Power RS-485 / RS-422 Differential Bus Transceiver General Description The LMS485 is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint
More informationDESCRIPTION FEATURES. LTC1550/LTC1551 Low Noise, Switched Capacitor Regulated Voltage Inverters APPLICATIONS TYPICAL APPLICATION
LTC55/LTC55 Low Noise, Switched Capacitor Regulated Voltage Inverters FEATRES Regulated Negative Voltage from a Single Positive Supply Low Output Ripple: Less Than mv P-P Typ High Charge Pump Frequency:
More informationSP335E RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION
RS-3/RS-485/RS-4 TRANSCEIVER WITH INTERNAL TERMINATION Sept 013 Rev. 1.0.0 GENERAL DESCRIPTION The SP335 is an advanced multiprotocol transceiver supporting RS-3, RS-485, and RS-4 serial standards. Integrated
More informationV6602H RS-485 Transceiver
V6602H RS-485 Transceiver Version: 0.5 Release Date: October 22, 2017 Specifications are subject to change without notice. 2016 This document contains information that is proprietary to Unauthorized reproduction
More informationLMS75LBC176 Differential Bus Transceivers
LMS75LBC176 Differential Bus Transceivers General Description The LMS75LBC176 is a differential bus/line transceiver designed for bidirectional data communication on multipoint bus transmission lines.
More informationV ON = 0.93V V OFF = 0.91V V ON = 2.79V V OFF = 2.73V V ON = 4.21V V OFF = 3.76V V ON = 3.32V V OFF = 2.80V. 45.3k 6.04k 1.62k. 3.09k. 7.68k 1.
FEATURES Fully Sequence Four Supplies Six with Minimal External Circuitry Cascadable for Additional Supplies Power Off in Reverse Order or Simultaneously Charge Pump Drives External MOSFETs Drives Power
More information+3.3V-Powered, EIA/TIA-562 Dual Transceiver with Receivers Active in Shutdown
19-0198; Rev 0; 10/9 +.Powered, EIA/TIA-5 Dual Transceiver General Description The is a +.powered EIA/TIA-5 transceiver with two transmitters and two receivers. Because it implements the EIA/TIA-5 standard,
More information±50V Isolated, 3.0V to 5.5V, 250kbps, 2 Tx/2 Rx, RS-232 Transceiver MAX3250
EVALUATION KIT AVAILABLE MAX325 General Description The MAX325 is a 3.V to 5.5V powered, ±5V isolated EIA/TIA-232 and V.28/V.24 communications interface with high data-rate capabilities. The MAX325 is
More informationLMS1487E Low Power RS-485 / RS-422 Differential Bus Transceiver
Low Power RS-485 / RS-422 Differential Bus Transceiver General Description The LMS1487E is a low power differential bus/line transceiver designed for high speed bidirectional data communication on multipoint
More informationDESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO
1.GHz to 2.GHz Receiver Front End FEATURES 1.V to 5.25V Supply Dual LNA Gain Setting: +13.5dB/ db at Double-Balanced Mixer Internal LO Buffer LNA Input Internally Matched Low Supply Current: 23mA Low Shutdown
More informationFEATURES DESCRIPTIO APPLICATIO S TYPICAL APPLICATIO. LTC V Software-Selectable Multiprotocol Transceiver
LC2845 3.3V Software-Selectable Multiprotocol ransceiver FERES Software-Selectable ransceiver Supports: RS232, RS449, EI530, EI530-, V.35, V.36, X.21 Operates from Single 3.3V Supply with LC2846 or a Single
More informationSP330E RS-232/RS-485/RS-422 TRANSCEIVER WITH 1.65V-5.5V INTERFACE
RS-3/RS-485/RS-4 TRANSCEIVER WITH 1.65V-5.5V INTERFACE November 013 Rev. 1.0.0 GENERAL DESCRIPTION The SP330 is an advanced multiprotocol transceiver supporting RS-3, RS-485, and RS-4 serial standards
More informationDS3695/DS3695T/DS3696/DS3697 Multipoint RS485/RS422 Transceivers/Repeaters
DS3695/DS3695T/DS3696/DS3697 Multipoint RS485/RS422 Transceivers/Repeaters General Description The DS3695, DS3696, and DS3697 are high speed differential TRI-STATE bus/line transceivers/repeaters designed
More informationV6601 RS-485 Transceiver
V6601 RS-485 Transceiver Version: 0.3 Release Date: January 19, 2018 Specifications are subject to change without notice. 2016 This document contains information that is proprietary to Unauthorized reproduction
More informationLTC Bit Rail-to-Rail Micropower DAC in MSOP Package FEATURES
12-Bit Rail-to-Rail Micropower DAC in MSOP Package FEATURES Buffered True Rail-to-Rail Voltage Output Maximum DNL Error:.5LSB 12-Bit Resolution Supply Operation: 3V to 5V Output Swings from V to V REF
More informationMAX485. Low-Power, Slew-Rate-Limited RS-485/RS-422 Transceiver PIN CONFIGURATION
Low-Power, Slew-Rate-Limited RS-8/RS- Traceiver SRIPTION The MX8 is low-power traceivers for RS-8 and RS- communication. The I contai one driver and one receiver. The driver slew rates of the MX8 is not
More informationAPPLICATIO S. LTC485 Low Power RS485 Interface Transceiver FEATURES DESCRIPTIO TYPICAL APPLICATIO
Low Power S85 Interface Transceiver FETES Low Power: I CC = 3µ Typ Designed for S85 Interface pplications Single 5V supply 7V to 12V us Common Mode ange Permits ±7V Ground Difference etween Devices on
More informationSP334 SP334. Programmable RS-232/RS-485 Transceiver. Description. Typical Applications Circuit
Programmable / Transceiver Description The SP334 is a programmable and/or transceiver IC. The SP334 contains three drivers and five receivers when selected in mode; and two drivers and two receivers when
More informationFEATURES DESCRIPTIO APPLICATIO S TYPICAL APPLICATIO. LTC Linear Phase, 8th Order Lowpass Filter
LTC6-7 Linear Phase, th Order Lowpass Filter FETRES Steeper Roll-Off Than th Order essel Filters f CTOFF up to khz Phase Equalized Filter in -Pin Package Phase and Group Delay Response Fully Tested Transient
More informationAPPLICATIO S. LT /LT1585A-1.5 Fixed 1.5V, 4.6A and 5A Low Dropout, Fast Response GTL+ Regulators DESCRIPTIO FEATURES TYPICAL APPLICATIO
FEATRES Fast Transient Response Guaranteed Dropout Voltage at Multiple Currents Load Regulation: 0.05% Typ Trimmed Current Limit On-Chip Thermal Limiting APPLICATIO S GTL+ Power Supply Low Voltage Logic
More informationDESCRIPTIO TYPICAL APPLICATION. LT1130A/LT1140A Series Advanced Low Power 5V RS232 Drivers/Receivers with Small Capacitors
FEATRES ESD Protection over ±kv (±kv IEC--- for LTA, LTA and LTA) ses Small Capacitors:.µF,.µF µa Supply Current in SHTDOWN kbaud Operation for R L = k, C L = pf kbaud Operation for R L = k, C L = pf CMOS
More informationSP337E 3.3V TO 5V RS-232/RS-485/RS-422 MULTIPROTOCOL TRANSCEIVER
3.3V TO 5V RS-232/RS-485/RS-422 MULTIPROTOCOL TRANSCEIVER DECEMBER 2010 REV. 1.0.1 GENERAL DESCRIPTION The SP337E is a dual mode RS-232/RS-485/RS-422 serial transceiver containing both RS-232 and RS- 485
More informationSP505. WAN Multi-Mode Serial Transceiver DESCRIPTION...
SP505 WN Multi-Mode Serial Transceiver +5V Only Operation Seven (7) Drivers and Seven (7) Receivers Driver and Receiver Tri-state ontrol Internal Transceiver Termination Resistors for V.11 and V.35 Protocols
More informationLTC1485 Differential Bus Transceiver DESCRIPTIO
LTC85 Differential us Transceiver FETRE ED Protection over ±kv Low Power: I CC =.8m Typ 8ns Typical Driver Propagation Delays with ns kew Designed for R85 or R pplications ingle upply 7V to V us Common-Mode
More informationICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
More information1µF LTC1345 FEATURES APPLICATIO S TYPICAL APPLICATIO. Single Supply V.35 Transceiver DESCRIPTIO
FERES Single Chip Provides ll V.3 Differential Clock and Data Signals Operates From Single V Supply Software Selectable DE or DCE Configuration ransmitters and Receivers Will Withstand Repeated ±kv ESD
More informationLTC485 Low Power RS485 Interface Transceiver Features
Low Power S485 Interface Transceiver Features n Low Power: I CC = 3μ Typ n Designed for S485 Interface pplications n Single 5V supply n 7V to 12V us Common Mode ange Permits ±7V Ground Difference etween
More informationAPPLICATION NOTE ANI6. Connecting the SP504 Multiprotocol Transceiver to the 85C30 Universal Enhanced Serial Communications Controller (ESCC)
Solved by APPLICATION NOTE ANI6 TM Connecting the SP504 Multiprotocol Transceiver to the 85C30 Universal Enhanced Serial Communications Controller (ESCC) INTRODUCTION The Sipex SP504 is a cost-effective,
More informationLow Power, 3.3 V, RS-232 Line Drivers/Receivers ADM3202/ADM3222/ADM1385
a FEATURES kbps Data Rate Specified at 3.3 V Meets EIA-3E Specifications. F Charge Pump Capacitors Low Power Shutdown (ADM3E and ADM35) DIP, SO, SOIC, SSOP and TSSOP Package Options Upgrade for MAX3/3
More informationTOP VIEW. Maxim Integrated Products 1
19-2213; Rev 0; 10/01 Low-Jitter, Low-Noise LVDS General Description The is a low-voltage differential signaling (LVDS) repeater, which accepts a single LVDS input and duplicates the signal at a single
More informationDESCRIPTIO. LTC Low Power, 8th Order Progressive Elliptic, Lowpass Filter
LTC9- Low Power, th Order Progressive Elliptic, Lowpass Filter FEATRES th Order Elliptic Filter in SO- Package Operates from Single.V to ±V Power Supplies db at.f CTOFF db at.f CTOFF db at f CTOFF Wide
More informationT 3 OUT T 1 OUT T 2 OUT R 1 IN R 1 OUT T 2 IN T 1 IN GND V CC C 1 + C 1
SP0/0/0/ V RS- Serial Transceivers FEATURES 0.μF External Charge Pump Capacitors kbps Data Rate Standard SOIC and SSOP Packaging Multiple Drivers and Receivers Single V Supply Operation.0μA Shutdown Mode
More informationHigh Speed, +5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM: No External Capacitors Required Single V Power Supply Meets EIA--E and V. Specifications Two Drivers and Two Receivers On-Board
More information±15kV ESD-Protected, 1Mbps, 1µA RS-232 Transmitters in SOT23-6
19-164; Rev 1; 3/ ±15k ESD-Protected, bps, 1 General Description The / single RS-3 transmitters in a SOT3-6 package are for space- and cost-constrained applications requiring minimal RS-3 communications.
More informationDS14196 EIA/TIA Driver x 3 Receiver
EIA/TIA-232 5 Driver x 3 Receiver General Description The is a five driver, three receiver device which conforms to the EIA/TIA-232-E and the ITU-T V.28 standards. The flow-through pinout facilitates simple
More informationMK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK1491-09 Description The MK1491-09 is a low-cost, low-jitter, high-performance clock synthesizer for AMD s Geode-based computer and portable appliance applications. Using patented analog Phased-Locked
More informationMK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts
DTSHEET MK74CB218 Description The MK74CB218 Buffalo is a monolithic CMOS high speed clock driver. It consists of two identical single input to eight low-skew output, non-inverting clock drivers. This eliminates
More informationHigh Speed Industrial CAN Transceiver with Bus Protection for 24 V Systems ADM3051
High Speed Industrial CAN Transceiver with Bus Protection for 24 V Systems FEATURES Physical layer CAN transceiver 5 V operation on VCC Complies with ISO 11898 standard High speed data rates up to 1 Mbps
More informationFEATURES APPLICATIONS TYPICAL APPLICATION LT1466L/LT1467L Micropower Dual/Quad Precision Rail-to-Rail Input and Output Op Amps
Micropower Dual/Quad Precision Rail-to-Rail Input and Output Op Amps FEATRES Rail-to-Rail Input and Output Low Supply Current: 75µA Max 39µV V OS(MAX) for V CM = V to V + High Common Mode Rejection Ratio:
More informationEthernet Coax Transceiver Interface
1CY7B8392 Features Compliant with IEEE802.3 10BASE5 and 10BASE2 Pin compatible with the popular 8392 Internal squelch circuit to eliminate input noise Hybrid mode collision detect for extended distance
More informationLow-Noise, Precision, +2.5V/+4.096V/+5V Voltage Reference
19-193; Rev ; 4/1 Low-Noise, Precision, +2.5V/+4.96V/+5V General Description The is a low-noise, precision voltage reference with extremely low 2ppm/ C temperature coefficient over the automotive temperature
More informationSP522/SP524. Low-Cost Programmable Multi-Protocol Transceivers
LOOPBACK PATHS LOOPBACK PATHS LOOPBACK PATHS SP22/SP2 SP22 2 Drivers and 2 Receivers SP2 Drivers and Receivers Driver and Receiver Tri-State Control Low-Cost WAN Solution Loopback Function for Diagnostics
More informationLTC1518/LTC Mbps Precision Delay RS485 Quad Line Receivers DESCRIPTIO FEATURES APPLICATIO S TYPICAL APPLICATIO
FEATRES Precision Propagation Delay: 8.ns ±.ns Over C to C Temperature Range High Data Rate: Mbps Low t PLH /t PHL Skew: ps Typ Low Channel-to-Channel Skew: ps Typ Guaranteed Fail-Safe Operation over the
More informationV ON = 2.64V V OFF = 1.98V V ON = 0.93V V OFF = 0.915V V ON = 3.97V V OFF = 2.97V. V ON = 2.79V V OFF = 2.73V 100k 1.62k 66.5k. 6.04k.
FEATURES Fully Sequence and Monitor Four Supplies Six with Minimal External Circuitry Cascadable for Additional Supplies Power Off in Reverse Order or Simultaneously Charge Pump Drives External MOSFETs
More informationDESCRIPTIO APPLICATIO S TYPICAL APPLICATIO LTC1921 Dual 48V Supply and Fuse Monitor FEATURES
LTC9 Dual Supply and Fuse Monitor FEATRES Withstands Transient Voltages p to V/V Requires No Precision External Components Independently Monitors Two Supplies for ndervoltage Faults:.V ±V MAX Overvoltage
More informationDTR-xxx-LC & DTR-xxx-LS. 3.3 Volt 2x5 LC connector OC-3 & OC-12 LED Transceivers. Parameter Symbol Minimum Maximum Units Storage Temperature T st
OCP ' DTR-xxx-LC & DTR-xxx-LS 3.3 Volt 2x5 LC connector OC-3 & OC-2 LED Transceivers Features þ Designed for ATM/SONET/SDH OC-3 (56 Mb/s) & OC-2 (622 Mb/s) þ Multi-sourced 0-pin (2x5) SFF (Small Form Factor)
More informationDTR-xxx-3.3-SM-T. 3.3 Volt Single Mode Transceivers (1x9 pin-out) ! Single +3.3 V supply & LV-PECL data interface. ! Eye Safe (Class I Laser Safety)
OCP Description DTR-xxx-3.3-SM-T 3.3 Volt Single Mode Transceivers (1x9 pin-out) The DTR-xxx-3.3-SM-T fiber optic transceivers are the 3.3V power supply versions of our standard DTR-xxx-SM fiber optic
More information+2.5V/+4.096V/+5V Voltage References
// +2.5V/+4.96V/+5V Voltage References General Description The // are low-noise, precision voltage references with extremely low 1ppm/ C temperature coefficients and excellent ±.2% initial accuracy. These
More informationMAX485 Low Power, Slew-Rate-Limited RS-485/RS-422 Transceiver
MX485 Low Power, Slew-ate-Limited S-485/S-422 Transceiver DESCIPTION The MX485 is low-power transceivers for S-485 and S-422 communication. IC contains one driver and one receiver. The driver slew rates
More informationFeatures INVERTING. 0.6mA OUTA INA NONINVERTING INVERTING. 0.6mA NONINVERTING
MIC//8 MIC//8 Dual 1.-Peak Low-Side MOSFET Driver Final Information General Description The MIC//8 family are highly-reliable dual lowside MOSFET drivers fabricated on a icmos/dmos process for low power
More informationDS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver
DS90C402 Dual Low Voltage Differential Signaling (LVDS) Receiver General Description The DS90C402 is a dual receiver device optimized for high data rate and low power applications. This device along with
More informationISOV CC A B Y Z YR C1HI C2LO C2HI ISOCOM ±50V. C4 10nF. Maxim Integrated Products 1
19-1778; Rev 3; 11/1 High CMRR RS-485 Transceiver with ±5V Isolation General Description The is a high CMRR RS-485/RS-422 data-communications interface providing ±5V isolation in a hybrid microcircuit.
More informationFEATURES DESCRIPTIO APPLICATIO S TYPICAL APPLICATIO. LTC1046 Inductorless 5V to 5V Converter
LTC Inductorless V to V Converter FEATRES ma Output Current Plug-In Compatible with ICL/LTC R OT = Ω Maximum µa Maximum No Load Supply Current at V Boost Pin (Pin ) for Higher Switching Frequency 9% Minimum
More informationDS14185 EIA/TIA Driver x 5 Receiver
DS14185 EIA/TIA-232 General Description 3 Driver x 5 Receiver The DS14185 is a three driver, five receiver device which conforms to the EIA/TIA-232-E standard. The flow-through pinout facilitates simple
More informationShunt Mode Audio Click-and-Pop Eliminator
19-4295; Rev ; 1/8 Shunt Mode udio Click-and-Pop Eliminator General Description The is an audio click-and-pop eliminator for portable multimedia devices. Operating from a 1.7V to 3.6V supply, the connects
More informationICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET
DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different
More information+5 V Low Power EIA RS-485 Transceiver ADM1485
a FETUES Meets EI S-8 Standard 3 Mb/s Data ate Single + V Supply 7 V to +12 V us Common-Mode ange High Speed, Low Power icmos Thermal Shutdown Protection Short Circuit Protection Zero Skew Driver Driver
More informationAPPLICATIO S TYPICAL APPLICATIO. LTC1482 Low Power RS485 Transceiver with Carrier Detect and Receiver Fail-Safe DESCRIPTIO FEATURES
FEATRES No Damage or Latchup to ±15kV (Human Body Model), IEC1-4-2 Level 4 (±8kV) Contact and Level 3 (±8kV) Air Discharge Active Low Carrier Detect Output Guaranteed High Receiver Output State for Floating,
More informationLow-power coaxial Ethernet transceiver
DESCRIPTION The is a low power BiCMOS coaxial transceiver interface (CTI) for Ethernet (10base5) and Thin Ethernet (10base) local area networks. The CTI is connected between the coaxial cable and the Data
More informationICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
More information800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch
19-2003; Rev 0; 4/01 General Description The 2 x 2 crosspoint switch is designed for applications requiring high speed, low power, and lownoise signal distribution. This device includes two LVDS/LVPECL
More information±15kV ESD-Protected, 460kbps, 1µA, RS-232-Compatible Transceivers in µmax
19-191; Rev ; 1/1 ±15kV ESD-Protected, 6kbps, 1µA, General Description The are low-power, 5V EIA/TIA- 3-compatible transceivers. All transmitter outputs and receiver inputs are protected to ±15kV using
More informationICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs
More information5-Bit VID-Controlled High Current 4-Phase Application (Simplified Block Diagram) 4.5V TO 22V LTC1629 TG1 SW1 BG1 PGND TG2 SW2 BG2 4.
-Bit Desktop VID Voltage Programmer FEATRES Programs Regulator Output Voltage Range from.v to.v in mv Steps and from.v to.v in mv Steps (VRM 8.) Programs a Wide Range of Linear Technology DC/DC Converters
More informationFEATURES APPLICATIO S TYPICAL APPLICATIO. LTC Low Noise, 8th Order, Clock Sweepable Elliptic Lowpass Filter DESCRIPTIO
LTC- Low Noise, th Order, Clock Sweepable Elliptic Lowpass Filter FEATRES th Order Filter in a -Pin Package No External Components : Clock to Center Ratio µv RMS Total Wideband Noise.% THD or Better khz
More informationFEATURES. LT1612 Synchronous, Step-Down 800kHz PWM DC/DC Converter DESCRIPTIO APPLICATIO S TYPICAL APPLICATION
Synchronous, Step-Down 8kHz PWM DC/DC Converter FEATRES Operates from Input Voltage As Low As 2V Internal.7A Synchronous Switches ses Ceramic Input and Output Capacitors 62mV Reference Voltage 8kHz Fixed
More informationFEATURES. SiP32454, SiP32455 C OUT EN EN GND. Figure 1 - SiP32454 and SiP32455 Typical Application Circuit
.8 V to 2.5 V, 28 mω, Slew Rate Controlled Load Switch in WCSP4 DESCRIPTION The SiP32454 and SiP32455 are slew rate controlled integrated high side load switches that operate in the input voltage range
More informationNOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets
NOT RECOMMENDED FOR NEW DESIGNS Low Voltage 1.2V/1.8V/2.5V CML 2x2 Crosspoint Switch 6.4Gbps with Equalization General Description The is a fully-differential, low-voltage 1.2V/1.8V/2.5V CML 2x2 crosspoint
More informationOBSOLETE TTL/CMOS INPUTS* TTL/CMOS OUTPUTS TTL/CMOS TTL/CMOS OUTPUTS DO NOT MAKE CONNECTIONS TO THESE PINS INTERNAL 10V POWER SUPPLY
a FEATURES kb Transmission Rate ADM: Small (. F) Charge Pump Capacitors ADM3: No External Capacitors Required Single V Power Supply Meets EIA-3-E and V. Specifications Two Drivers and Two Receivers On-Board
More information