Design of Wideband Distributed VCOs

Size: px
Start display at page:

Download "Design of Wideband Distributed VCOs"

Transcription

1 Design of Wideband Distributed VCOs F. CANNONE, G. AVITABILE, G. COVIELLO Dipartimento di Ingegneria Elettrica e dell Informazione Politecnico di Bari Via Orabona Bari ITALY f.cannone@poliba.it etlclab.poliba.it Abstract: - The paper describes a multi-band Distributed VCO topology suitable for multi-standard transceivers. This topology gives an optimum trade off among the multi-band capability and phase noise requirements. After a brief presentation of the DVCO operations a detailed analysis of the oscillation conditions for the topology is presented leading to general expressions for the amplitude and frequency of oscillation. A prototype with a measured 21.2% tuning range validates the theory. Key-Words: - Switched circuits, Microwave circuits, Voltage-controlled oscillators 1 Introduction Modern telecommunication units commonly integrate different standards with their everincreasing bandwidth associated to each of them. This circumstance relates to the concurrent need for mobility and fast data rates of the customers. Consequently, frequency sources with multi-band characteristics, joint to low-power consumption and stringent phase noise performances represent strategic component in such applications. The burden of such requirements transfers to the VCOs, which represent the core of the PLLs, as the indirect frequency synthesis is the almost universal solution adopted in TLC units. Thus, the VCOs have to deal with the difficult trade-off among wide tuning bandwidth and phase noise. The state-of-the-art offers different design techniques for wideband VCOs implementation, such as frequency translation (division, multiplication, injection locking), multiple VCOs, switched inductors based VCOs, multiple inductors based VCOs, transformer based VCOs, inductor reuse based VCOs and magnetic tuning based VCOs [3]. Distributed VCOs (DVCOs) obtain a wide tuning range and good phase noise differently from ring oscillators, which usually provide wide tuning range and poor phase noise, and LC-VCOs, which provide better phase noise but over smaller bands. The core of a DVCO is the distributed amplifier (DA) operating in the reverse gain mode, or in the forward gain mode [4]. DVCOs are also known as travelling wave VCOs which belong to the class of wavebased oscillators wherein there are the rotarytravelling wave VCOs and standing-wave VCOs [12]. Theoretically, the DVCO could benefit of the wide bandwidth of the amplifier and it allows to design fully integrated VCOs which operate at higher frequencies compared with the integrated LC-VCOs for a given technology. The literature proposes several examples of DVCOs operating in the forward gain mode [4]-[11], but none of these solutions exploits completely the potentiality of such class of oscillators in terms of wide tuning range. The key feature that offers the DA is the possibility to take advantage of its wide band to design a multi-band VCO operating on different bands for different wireless standards. The topologies proposed in [13] is a solutions striving to this purpose. The approach proposed in [13] separates the amplification from the phase shifting. In this way, the DA can play the role of a loop-gain tank. Thus, the amplifier can potentially sustain the oscillations over a very wide bandwidth and jointly provide uniform performances in terms of phase noise, output power and harmonics suppression. The way in which the phase shift is implemented is critical to correctly achieve the scope. Section 2 reports a detailed analysis of the oscillation condition for the topology presented in [13], leading to general expressions for the amplitude and frequency of oscillation while in section 3 the tuning technique is described. Using these equations a DVCO has been designed, and the measurements results are reported in section 4. ISBN:

2 2 Theory of the Distributed VCO The straightforward application of the Barkahusen criterion to a DA brings to a structure that concurrently governs phase and amplitude of the signal along the path by interconnecting the gate (base) and drain (collector) lines. Assuming equal propagation properties for both transmission lines into the DA, the oscillation frequency, f o, is [4]: (1) where v phase is the phase velocity along the transmission lines, l is the electrical length of the single cell, n is the number of transistors, L and C are the inductance and the capacitance per unit length and f C is the cut-off frequency of the loaded transmission lines. The oscillation frequency in (1) can be tuned either changing the phase velocity and/or the effective length of the transmission lines. The losses in the DA limit, in practical implementations, the number of transistors to 3-4. Therefore, the DA operates at a frequency close to f C and this condition implies that the characteristic impedance of transmission lines strongly varies with frequency, the attenuation of the transmission lines due to impedance mismatch increases and the noise figure of the DA increases as well. These issues are circumvented when the DVCO is divided into two blocks, the DA followed by a Synthetic Line (SL) (Fig. 1) [13]. The resulting DVCO shows a wide tuning range joint to small variations of the output power, reduced phase noise and low harmonic generation over the entire tuning bandwidth [14]. It is critical to such arrangement that the DA gives enough inverting gain to sustain the oscillation over the required bandwidth, according to its distributed nature, regardless of the required phase shift. Therefore the transmissions line cut-off frequency in the amplifier, f C,amp, must be set far enough from the tuning band upper limit. The phase shift required for the oscillation, α, is controlled by the second block, where α is a small phase shift introduced by the DA that can be variable if the inherent varactor tuning technique is used. The SL, in its basic version, is an m-cells periodic structure, wherein each cell provides the phase shift equal to (180 - α)/m. The electrical behavior of the SL depends on the topology of its basic cell. Since the tuning is achieved by varying the electrical parameters of the second block, it does not affect the in phase powersum at each tap point on the drain (collector) line of the DA, allowing a greater variation without the switching-off of the oscillation. A suitable choice of SL cell topology gives an additional degree of freedom. The proposed approach gives several advantages. First, the characteristic impedance, Z 0, of the DA is almost constant all over the tuning band. In addition, a flat response is ensured over the entire tuning band by the DA and, assuming that this latter has an optimum noise figure at its center band, better phase noise performances are obtained. The uniformity of the performances in terms of output power, phase noise and harmonics suppression into the overall wide tuning range, achievable by using the proposed solution, is a relevant feature for advanced transceivers. Fig. 1. DVCO topology. 2.1 General conditions of oscillation The evaluation of the conditions of oscillation requires to break the feedback loop, as in Fig.2. The DVCO becomes the cascade of the DA and the SL and the open loop gain is the product of the gain of each stage. The DA contains n transistors and two transmission lines. In the forthcoming paragraph we assume a MOS implementation but similar consideration can be made for the bipolar case. The transistors amplify the forward wave traveling on the gate line which is absorbed by the termination matched to characteristics impedance of the gate line, Z g. If the incident wave traveling on the drain line travels with the same phase velocity, then at each tap of the drain line the corresponding gain stage gives an in-phase power contribution to the signal. The backward wave on the drain line is absorbed by the termination matched to characteristics impedance of the drain line, Z d. Assuming that the spacing between the transistors is smaller than half wavelength then their input and output impedances can be considered distributed ISBN:

3 and added to the parameters per unit length of the transmission lines. The DA gain can be calculated starting from the circuit presented in Fig. 3. (5). By substituting in (5), (3) and (4), it is possible to achieve the following expression: (6). Summing all the contributions, v o is expressed by: (7). Using the identity, an - bn = (a-b)(an-1+an- 2b+..+bn-1), the previous equation becomes: Fig.2. DVCO open-loop. (8). Finally, the DA gain is expressed by: (9). Fig.3. Equivalent circuit of the drain line. The impedance, Z k, seen at kth tap of the drain line is Z d //Z SLK, where Z d is the characteristics impedance of the drain line and Z SLK is the input impedance of the SL transformed along the path to the kth tap point along the drain transmission line: ( ) (2) where Γ SL is the reflection coefficient at the input of the SL and γ d is the complex propagation constant of the loaded drain line. The voltage at the kth tap point is: (3) where G m is the large-signal transconductance of each transistor. The voltage at the kth tap point of the gate line is related to the gate line segment, l g, and to the complex propagation constant of the loaded gate line, γ g : where v in is the voltage at the input node of the DA. The voltage, v o, across the load Z SL can be determined by using the superposition method. The contribute to v o due to the kth transistor is: (4) In the case of γ g l g = γ d l d = γl, the voltage gain is equal to: (10). In the previous equations it has been considered the case of a matched load Z d connected to the drain line which absorbs the reflected wave. By using the previous approach, it is easy to generalize the expression of the DA gain when a generic load impedance is connected to the drain line. The gain of the second stage is the ratio between the voltage, v o, calculated before, and v r (Fig.2). The SL is a cascade of m identical cells, and can be modeled as a transmission line. By using the relation between the values of voltages along a transmission line, it is possible to express as follows the gain of the second stage: (11) where Γ L is the reflection coefficient at the output section of the SL while γ sl is the complex propagation constant of the SL; the expression of γ sl depends on the type of cell into the SL. The open loop gain is equal to ADA*ASL. In the case of γ g l g = γ d l d = γl, the open loop gain is: (12). ISBN:

4 Finally the general condition of oscillation is expressed by the following equation: (13). This expression sets both the amplitude and the frequency of oscillation. In the case of γ g l g = γ d l d = γl, the previous equation becomes: (14). The relation derived from the analysis presented provides a good approximation of the oscillation condition. This relation has been used to design the DVCO presented in the next sections. 3 The tuning techniques The most common tuning techniques used for DVCO use the inherent-varactor control and delaybalanced current steering [4]. Other techniques are the delay variation by positive feedback tuning technique [6] and the current starving method [11]. The inherent-varactor tuning permits to vary the oscillating frequency by modifying the phase velocities along the gate (base) and drain (collector) lines in the DA. The DC voltage bias controls the active components in the two lines and its variation in turn varies the capacitances along the lines, thus inducing the desired phase-shift variation. This solution is well suited for integration, because it does not require external components. On the other hand, the variations induced in the transistors bias point are unacceptable when a wide tuning range is required, because they usually bring to the damping of the oscillation. Moreover, the capacitances in the two SLs do not vary with the same rate when the DC voltage varies, thus, generating a difference in phase velocity which degrade the in-phase sum of the contributions along the gain line. This condition results in strong amplitude variations of the oscillation in the tuning band. The delay-balanced current steering tuning technique varies the effective basic cell line length basing its operation on the current-steering tuning technique. Usually this solution is used for the fine tuning because it offers less tuning span than the inherent-varactor technique. 3.1 Alternative tuning techniques Thanks to the separation between the amplification and the phase shifting, the amplifier acts as a loopgain tank ensuring a wide bandwidth oscillation capability. Thus, the SL design aims to meet the specs using the amplifier resource. This novel point of view offers the possibility to implement new tuning schemes thanks to the weak interaction between the tuning controlled by the SL and the operation of the DA [15]-[16]. Switched-capacitors banks are commonly used in LC-VCOs design to achieve coarse jumps of the capacitance C which fixes the oscillation frequency. This variation, ΔC, is usually controlled by exploiting a digital tuning scheme. The insertion of a switched-capacitors bank, similarly, gives to the SL of the DVCO the capability of introducing a discrete variation in the phase velocity along the transmission line (Fig.4). The obtained variation operates a discrete change in the band of synthesis. With this approach, the whole tuning range is subdivided in a set of sub-tuning ranges. Fig. 4 Basic cell of the Synthetic Line. The single cell of the synthetic line contributes by a given phase shift, φ SC, to achieve the required oscillation frequency. When the banks of switchedcapacitors are added to the cells of the SL, they participate to set the oscillation frequency, since the cut-off frequency, f C,s.line, of the SL and, φ SC depend on the capacitances inserted by the banks, In particular, for a Π or T low pass cells φ SC is: (16). (15) In (15), C(V fine ) is the capacitance provided by the varactor in each cell, b 0 C 1 +b 1 C 2 + +b k-1 C k is the capacitance provided by each switched-capacitors bank controlled by the digital tuning scheme (b i is the i-th bit of the digital tuning signal V COARSE ). According to the previous equations, V COARSE controls the band of operation while the oscillation frequency within each sub-band is tuned by controlling the varactors inserted in ISBN:

5 the cells of the SL. This tuning solution aims to produce a variation in the phase velocity along the transmission lines of the DVCO. 4 Prototype, measurements and results The simplified prototype based on switched-capacitors banks has a two-cells DA designed to ensure the required loop-gain taking also into account the variation of the input impedance of the SL due to the switching of the capacitors banks. Each bank has one capacitor and provides two different values of capacitance. Two different bands, thus, are digitally selectable. The measured DVCO measurements in Fig.5 feature more than 360 MHz tuning span, from 1.52GHz to 1.88GHz. The designed DVCO provides, at the same time, reduced phase noise and a suitable filtering action of the harmonics, assuring a good spectral purity. The subcharacteristics of tuning partially overlap to ensure the complete frequency synthesis over the tuning range. The prototype absorbs 8.5 ma from a 3.3V supply voltage. (a) (b) Fig. 5 Measured tuning range: (a) 1.52GHz to1.78 GHz. (b) 1.69GHz to 1.88GHz As expected from the theory, the prototype shows uniform performances over the whole tuning range. Comparing the results achieved by the DVCOs reported in literature, summarized in Table I, with the results provided by the proposed DVCO, summarized in Table II, it is possible to note as this latter overcomes the other DVCOs in terms of relative tuning range, demonstrating the validity of the proposed technique. 5 Conclusion The theory introduced in the paper give good performances in terms of wide tuning range, phase noise, and harmonics suppression. The concurrent availability of a wideband gain-tank and versatile tuning techniques, like the switched capacitors bank, represents an optimum starting point for the design of multi-band DVCOs. References: [1] J.Mitola, The Software Radio Architecture, IEEE Communications Magazine, vol.33, no. 5, pp , May [2] F. Cannone, G. Avitabile, G. Coviello, A 11-bit track and hold amplifier in 0.25 um SiGe BiCMOS for sampling receivers, in Proc. of the 56th MWSCAS, pp , Aug [3] F. Cannone, Novel multi-band VCO and new phased array transmitter suitable for the SDR technology and advanced microwave and mm-wave transceivers, PhD Dissertation, Politecnico di Bari october [4] Hui Wu and A. Hajimiri, Silicon-based distributed voltage-controlled oscillators, IEEE J. of solid-state circuits, vol. 36, no. 3, pp , Mar [5] B. Kleveland, C. H. Diaz, D. Dieter, L. Madden, T. H. Lee, and S. S. Wong, Monolithic CMOS distributed amplifier and oscillator, in Proc. IEEE ISSCC Dig. Tech. Papers, 1999, pp [6] P Bilionis, A.N. Birbas and M.K. Birbas, Fully integrated differential distributed VCO in 0.35-μm SiGe BiCMOS Technology, IEEE Trans. on Microwave Theory Tech., vol.. 55, no. 1, pp , Jan [7] N.Seller, A. Cathelin, H.Lapuyade, J.B. Begueret, E. Chataigner and D. Belot, A 10GHz Distributed Voltage Controlled Oscillator for WLAN Application in a VLSI 65nm CMOS Process, in Proc. IEEE RFIC Symposium, pp , [8] K.Bhattacharyya and T.H. Szymanski, Performance of a 12GHz monolithic microwave distributed oscillator in 1,2V 0.18um CMOS with a new simple design technique for frequency changing, in Proc. IEEE WAMICON, 2005, pp [9] K.F. Tsang and C.M.Yuen, A 2.7V, 5.2 GHz Frequency synthesizer with 1/2- subharmonically injection-locked ISBN:

6 distributed voltage controlled oscillator, IEEE Transaction on Consumer Electronics, vol. 50, no. 4, pp , Nov [10] E.-C. Park and E. Yoon, A 13 GHz CMOS distributed oscillator using MEMS coupled transmission lines for low phase noise, in Proc. IEEE ISSCC Dig. Tech. Papers, 2004, pp [11] D. Guckenberger and K. T. Kornegay, Design of a differential distributed amplifier and oscillator using close-packed interleaved transmission lines, IEEE Journal of Solid-State Circuits, vol. 40, no. 10, pp , Oct [12] J.C. Chien and L.-H. Lu, Design of wide-tuning-range millimeter-wave CMOS VCO with a astanding-wave architecture, IEEE Journal of Solid State Circuits, vol. 42, no. 9, pp , Sep [13] G.Avitabile, F.Cannone, M.Capodiferro, L.Carella and N. Lofù, A coarse-fine, wideband distributed voltage controlled oscillator for wireless applications, Electr. Letters, vol. 42. no. 5, pp , Mar [14] F. Cannone, G.Avitabile and N.Lofù, New wideband distributed voltage controlled oscillator with a coarse-fine tuning, in Proc. 9th European. Conf. on Wireless Tech., 2006, pp [15] F. Cannone and G. Avitabile, Multi-Band VCO Based On Distributed VCO And Switched-Capacitors Banks in Proc. 17th MIKON, Wroclaw, 2008, pp [16] F. Cannone, G. Avitabile and D. Cascella, Multi-standard/multi-band Distributed VCO based on the Switchedcells Tuning Technique for SDR Applications, in Proc. Int. Symp. on Circuits and Systems, Paris, 2010, pp ISBN:

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique ECE1352 Term Paper Low Voltage Phase-Locked Loop Design Technique Name: Eric Hu Student Number: 982123400 Date: Nov. 14, 2002 Table of Contents Abstract pg. 04 Chapter 1 Introduction.. pg. 04 Chapter 2

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators 6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband

More information

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong

More information

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range. Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of CMOS

More information

Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo-

Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo- From July 2005 High Frequency Electronics Copyright 2005 Summit Technical Media Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques By Andrei Grebennikov M/A-COM Eurotec Figure

More information

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Design technique of broadband CMOS LNA for DC 11 GHz SDR Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,

More information

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.

More information

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &

More information

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning

More information

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators 6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless

More information

ALTHOUGH zero-if and low-if architectures have been

ALTHOUGH zero-if and low-if architectures have been IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes

More information

ISSCC 2004 / SESSION 21/ 21.1

ISSCC 2004 / SESSION 21/ 21.1 ISSCC 2004 / SESSION 21/ 21.1 21.1 Circular-Geometry Oscillators R. Aparicio, A. Hajimiri California Institute of Technology, Pasadena, CA Demand for faster data rates in wireline and wireless markets

More information

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS -3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail

More information

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2 17.2 A CMOS Differential Noise-Shifting Colpitts VCO Roberto Aparicio, Ali Hajimiri California Institute of Technology, Pasadena, CA Demand for higher

More information

WITH the rapid proliferation of numerous multimedia

WITH the rapid proliferation of numerous multimedia 548 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 2, FEBRUARY 2005 CMOS Wideband Amplifiers Using Multiple Inductive-Series Peaking Technique Chia-Hsin Wu, Student Member, IEEE, Chih-Hun Lee, Wei-Sheng

More information

IN RECENT years, low-dropout linear regulators (LDOs) are

IN RECENT years, low-dropout linear regulators (LDOs) are IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators

More information

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator

More information

MULTIFUNCTIONAL circuits configured to realize

MULTIFUNCTIONAL circuits configured to realize IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 7, JULY 2008 633 A 5-GHz Subharmonic Injection-Locked Oscillator and Self-Oscillating Mixer Fotis C. Plessas, Member, IEEE, A.

More information

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Abstract A 5GHz low power consumption LNA has been designed here for the receiver front end using 90nm CMOS technology.

More information

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,

More information

Dr.-Ing. Ulrich L. Rohde

Dr.-Ing. Ulrich L. Rohde Dr.-Ing. Ulrich L. Rohde Noise in Oscillators with Active Inductors Presented to the Faculty 3 : Mechanical engineering, Electrical engineering and industrial engineering, Brandenburg University of Technology

More information

Design A Distributed Amplifier System Using -Filtering Structure

Design A Distributed Amplifier System Using -Filtering Structure Kareem : Design A Distributed Amplifier System Using -Filtering Structure Design A Distributed Amplifier System Using -Filtering Structure Azad Raheem Kareem University of Technology, Control and Systems

More information

WITH advancements in submicrometer CMOS technology,

WITH advancements in submicrometer CMOS technology, IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 3, MARCH 2005 881 A Complementary Colpitts Oscillator in CMOS Technology Choong-Yul Cha, Member, IEEE, and Sang-Gug Lee, Member, IEEE

More information

Streamlined Design of SiGe Based Power Amplifiers

Streamlined Design of SiGe Based Power Amplifiers ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 13, Number 1, 2010, 22 32 Streamlined Design of SiGe Based Power Amplifiers Mladen BOŽANIĆ1, Saurabh SINHA 1, Alexandru MÜLLER2 1 Department

More information

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao Applied Mechanics and Materials Online: 2012-12-13 ISSN: 1662-7482, Vols. 256-259, pp 2373-2378 doi:10.4028/www.scientific.net/amm.256-259.2373 2013 Trans Tech Publications, Switzerland Ground-Adjustable

More information

Downloaded from edlib.asdf.res.in

Downloaded from edlib.asdf.res.in ASDF India Proceedings of the Intl. Conf. on Innovative trends in Electronics Communication and Applications 2014 242 Design and Implementation of Ultrasonic Transducers Using HV Class-F Power Amplifier

More information

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns 1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.

More information

/$ IEEE

/$ IEEE IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for

More information

A 5.5 GHz Voltage Control Oscillator (VCO) with a Differential Tunable Active and Passive Inductor

A 5.5 GHz Voltage Control Oscillator (VCO) with a Differential Tunable Active and Passive Inductor A. GHz Voltage Control Oscillator (VCO) with a Differential Tunable Active and Passive Inductor Najmeh Cheraghi Shirazi, Ebrahim Abiri, and Roozbeh Hamzehyan, ember, IACSIT Abstract By using a differential

More information

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations

More information

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5 20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,

More information

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, VOL. 17, NO. 2, 98~104, APR. 2017 http://dx.doi.org/10.5515/jkiees.2017.17.2.98 ISSN 2234-8395 (Online) ISSN 2234-8409 (Print) CMOS 120 GHz Phase-Locked

More information

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 11, NOVEMBER 2009 3079 Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug

More information

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer

Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer Australian Journal of Basic and Applied Sciences, 5(12): 2595-2599, 2011 ISSN 1991-8178 Design and Simulation of 5GHz Down-Conversion Self-Oscillating Mixer 1 Alishir Moradikordalivand, 2 Sepideh Ebrahimi

More information

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System RESEARCH ARTICLE OPEN ACCESS Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System Rachita Singh*, Rajat Dixit** *(Department of Electronics and

More information

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving Bassam Khamaisi and Eran Socher Department of Physical Electronics Faculty of Engineering Tel-Aviv University Outline Background

More information

2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER /$ IEEE

2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER /$ IEEE 2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER 2009 CMOS Distributed Amplifiers With Extended Flat Bandwidth and Improved Input Matching Using Gate Line With Coupled

More information

A Low Power Single Phase Clock Distribution Multiband Network

A Low Power Single Phase Clock Distribution Multiband Network A Low Power Single Phase Clock Distribution Multiband Network A.Adinarayana Asst.prof Princeton College of Engineering and Technology. Abstract : Frequency synthesizer is one of the important elements

More information

A 60-GHz Broad-Band Frequency Divider in 0.13-μm CMOS

A 60-GHz Broad-Band Frequency Divider in 0.13-μm CMOS Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits & Systems, Hangzhou, China, April 15-17, 2007 153 A 60-GHz Broad-Band Frequency Divider in 0.13-μm CMOS YUAN

More information

THE reference spur for a phase-locked loop (PLL) is generated

THE reference spur for a phase-locked loop (PLL) is generated IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and

More information

i. At the start-up of oscillation there is an excess negative resistance (-R)

i. At the start-up of oscillation there is an excess negative resistance (-R) OSCILLATORS Andrew Dearn * Introduction The designers of monolithic or integrated oscillators usually have the available process dictated to them by overall system requirements such as frequency of operation

More information

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Indian Journal of Engineering & Materials Sciences Vol. 17, February 2010, pp. 34-38 Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system Bhanu

More information

A Divide-by-Two Injection-Locked Frequency Divider with 13-GHz Locking Range in 0.18-µm CMOS Technology

A Divide-by-Two Injection-Locked Frequency Divider with 13-GHz Locking Range in 0.18-µm CMOS Technology A Divide-by-Two Injection-Locked Frequency Divider with 13-GHz Locking Range in 0.18-µm CMOS Technology Xiang Yi, Chirn Chye Boon, Manh Anh Do, Kiat Seng Yeo, Wei Meng Lim VIRTUS, School of Electrical

More information

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1 IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power

More information

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)

More information

Fully integrated CMOS transmitter design considerations

Fully integrated CMOS transmitter design considerations Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with

More information

MULTIPHASE voltage-controlled oscillators (VCOs) are

MULTIPHASE voltage-controlled oscillators (VCOs) are 474 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 55, NO. 3, MARCH 2007 A 15/30-GHz Dual-Band Multiphase Voltage-Controlled Oscillator in 0.18-m CMOS Hsieh-Hung Hsieh, Student Member, IEEE,

More information

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key

More information

Session 3. CMOS RF IC Design Principles

Session 3. CMOS RF IC Design Principles Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion

More information

DISTRIBUTED amplification is a popular technique for

DISTRIBUTED amplification is a popular technique for IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 5, MAY 2011 259 Compact Transformer-Based Distributed Amplifier for UWB Systems Aliakbar Ghadiri, Student Member, IEEE, and Kambiz

More information

WITH recent advances in the semiconductor technologies,

WITH recent advances in the semiconductor technologies, 1942 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 9, SEPTEMBER 2007 Design of Wide-Tuning-Range Millimeter-Wave CMOS VCO With a Standing-Wave Architecture Jun-Chau Chien, Student Member, IEEE, and

More information

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation 2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement

More information

ISSN:

ISSN: High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com

More information

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4 33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San

More information

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT Progress In Electromagnetics Research C, Vol. 17, 29 38, 2010 LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT C.-P. Chang, W.-C. Chien, C.-C.

More information

A Low Phase Noise LC VCO for 6GHz

A Low Phase Noise LC VCO for 6GHz A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This

More information

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery

More information

MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator

MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator Bendik Kleveland, Carlos H. Diaz 1 *, Dieter Vook 1, Liam Madden 2, Thomas H. Lee, S. Simon Wong Stanford University, Stanford, CA 1 Hewlett-Packard

More information

A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-DPLL systems is. Samira Jafarzade 1, Abumoslem Jannesari 2

A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-DPLL systems is. Samira Jafarzade 1, Abumoslem Jannesari 2 A High Dynamic Range Digitally- Controlled Oscillator (DCO) for All-Digital PLL Systems Samira Jafarzade 1, Abumoslem Jannesari 2 Received: 2014/7/5 Accepted: 2015/3/1 Abstract In this paper, a new high

More information

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,

More information

Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application

Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward

More information

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications

More information

CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL

CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL IEEE INDICON 2015 1570186537 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 60 61 62 63

More information

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6 ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6 26.6 40Gb/s Amplifier and ESD Protection Circuit in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi University of California, Los Angeles, CA Optical

More information

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged

More information

WIDE tuning range is required in CMOS LC voltage-controlled

WIDE tuning range is required in CMOS LC voltage-controlled IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 5, MAY 2008 399 A Wide-Band CMOS LC VCO With Linearized Coarse Tuning Characteristics Jongsik Kim, Jaewook Shin, Seungsoo Kim,

More information

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL 2.1 Background High performance phase locked-loops (PLL) are widely used in wireless communication systems to provide

More information

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3 IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati

More information

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16 320 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 2, FEBRUARY 2009 A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors

More information

Design of a Broadband HEMT Mixer for UWB Applications

Design of a Broadband HEMT Mixer for UWB Applications Indian Journal of Science and Technology, Vol 9(26), DOI: 10.17485/ijst/2016/v9i26/97253, July 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Design of a Broadband HEMT Mixer for UWB Applications

More information

Integrated Circuit Design for High-Speed Frequency Synthesis

Integrated Circuit Design for High-Speed Frequency Synthesis Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency

More information

A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS

A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS Progress In Electromagnetics Research C, Vol. 25, 81 91, 2012 A COMPACT SIZE LOW POWER AND WIDE TUNING RANGE VCO USING DUAL-TUNING LC TANKS S. Mou *, K. Ma, K. S. Yeo, N. Mahalingam, and B. K. Thangarasu

More information

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns Shan He and Carlos E. Saavedra Gigahertz Integrated Circuits Group Department of Electrical and Computer Engineering Queen s

More information

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

International Journal of Modern Trends in Engineering and Research  e-issn No.: , Date: 2-4 July, 2015 International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 2-4 July, 2015 Design of Voltage Controlled Oscillator using Cadence tool Sudhir D. Surwase

More information

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September

More information

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs Fully Integrated ow Phase Noise C VCO AGENDA Comparison with other types of VCOs. Analysis of two common C VCO topologies. Design procedure for the cross-coupled C VCO. Phase noise reduction techniques.

More information

CMOS LNA Design for Ultra Wide Band - Review

CMOS LNA Design for Ultra Wide Band - Review International Journal of Innovation and Scientific Research ISSN 235-804 Vol. No. 2 Nov. 204, pp. 356-362 204 Innovative Space of Scientific Research Journals http://www.ijisr.issr-journals.org/ CMOS LNA

More information

Fabricate a 2.4-GHz fractional-n synthesizer

Fabricate a 2.4-GHz fractional-n synthesizer University of Malaya From the SelectedWorks of Professor Mahmoud Moghavvemi Summer June, 2013 Fabricate a 2.4-GHz fractional-n synthesizer H Ameri Mahmoud Moghavvemi, University of Malaya a Attaran Available

More information

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8 10.8 10Gb/s Limiting Amplifier and Laser/Modulator Driver in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi Electrical Engineering

More information

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology IJIRST International Journal for Innovative Research in Science & Technology Volume 2 Issue 10 March 2016 ISSN (online): 2349-6010 An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS

More information

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin

More information

A new class AB folded-cascode operational amplifier

A new class AB folded-cascode operational amplifier A new class AB folded-cascode operational amplifier Mohammad Yavari a) Integrated Circuits Design Laboratory, Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran a) myavari@aut.ac.ir

More information

A 5.99 GHZ INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR FOR HIGH SPEED COMMUNICATIONS

A 5.99 GHZ INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR FOR HIGH SPEED COMMUNICATIONS A 5.99 GHZ INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR FOR HIGH SPEED COMMUNICATIONS Chakaravarty D Rajagopal 1, Prof Dr.Othman Sidek 2 1,2 University Of Science Malaysia, 14300 NibongTebal, Penang. Malaysia

More information

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology Wireless Engineering and Technology, 2011, 2, 102106 doi:10.4236/wet.2011.22014 Published Online April 2011 (http://www.scirp.org/journal/wet) 99 Layout Design of LC VCO with Current Mirror Using 0.18

More information

Understanding VCO Concepts

Understanding VCO Concepts Understanding VCO Concepts OSCILLATOR FUNDAMENTALS An oscillator circuit can be modeled as shown in Figure 1 as the combination of an amplifier with gain A (jω) and a feedback network β (jω), having frequency-dependent

More information

A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider Chain in 65 nm CMOS Technology

A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider Chain in 65 nm CMOS Technology JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.1, FEBRUARY, 2014 http://dx.doi.org/10.5573/jsts.2014.14.1.131 A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider

More information

Design of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators

Design of Duplexers for Microwave Communication Systems Using Open-loop Square Microstrip Resonators International Journal of Electromagnetics and Applications 2016, 6(1): 7-12 DOI: 10.5923/j.ijea.20160601.02 Design of Duplexers for Microwave Communication Charles U. Ndujiuba 1,*, Samuel N. John 1, Taofeek

More information

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is

More information

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS LETTER IEICE Electronics Express, Vol.15, No.7, 1 10 Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS Korkut Kaan Tokgoz a), Seitaro Kawai, Kenichi Okada, and Akira Matsuzawa Department

More information

Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology

Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology Graduate Theses and Dissertations Iowa State University Capstones, Theses and Dissertations 2012 Design of a Magnetically Tunable Low Noise Amplifier in 0.13 um CMOS Technology Jeremy Brown Iowa State

More information

DEEP-SUBMICROMETER CMOS processes are attractive

DEEP-SUBMICROMETER CMOS processes are attractive IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 59, NO. 7, JULY 2011 1811 Gm-Boosted Differential Drain-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong and Sang-Gug Lee, Member, IEEE Abstract

More information

BLUETOOTH devices operate in the MHz

BLUETOOTH devices operate in the MHz INTERNATIONAL JOURNAL OF DESIGN, ANALYSIS AND TOOLS FOR CIRCUITS AND SYSTEMS, VOL. 1, NO. 1, JUNE 2011 22 A Novel VSWR-Protected and Controllable CMOS Class E Power Amplifier for Bluetooth Applications

More information

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME Neeta Pandey 1, Kirti Gupta 2, Rajeshwari Pandey 3, Rishi Pandey 4, Tanvi Mittal 5 1, 2,3,4,5 Department of Electronics and Communication Engineering, Delhi Technological

More information

Transmission-Line-Based, Shared-Media On-Chip. Interconnects for Multi-Core Processors

Transmission-Line-Based, Shared-Media On-Chip. Interconnects for Multi-Core Processors Design for MOSIS Educational Program (Research) Transmission-Line-Based, Shared-Media On-Chip Interconnects for Multi-Core Processors Prepared by: Professor Hui Wu, Jianyun Hu, Berkehan Ciftcioglu, Jie

More information

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data

More information

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface

A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit for Backplane Interface Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTEMS, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-3, 2006 225 A 10Gbps Analog Adaptive Equalizer and Pulse Shaping Circuit

More information

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas

More information