An n-level flying capacitor based active neutralpoint-clamped
|
|
- Laurence Francis
- 6 years ago
- Views:
Transcription
1 University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences An n-level flying capacitor based active neutralpoint-clamped converter Sridhar R. Pulikanti University of Sydney, sridhar@uow.edu.au Georgios S. Konstantinou University Of New South Wales Vassilios G. Agelidis University of New South Wales Publication Details Pulikanti, S. R., Konstantinou, G. S. & Agelidis, V. G. (). An n-level flying capacitor based active neutral-point-clamped converter. nd International Symposium on Power Electronics for Distributed Generation Systems, PEDG (pp ). Australia: IEEE. Research Online is the open access institutional repository for the University of Wollongong. For further information contact the UOW Library: research-pubs@uow.edu.au
2 An n-level flying capacitor based active neutral-point-clamped converter Abstract An n-level flying capacitor (FC) based active neutral point clamped (ANPC) converter is discussed in this paper. The converter is based on an arrangement of a three-level ANPC converter and a number of two-level cells creating an n-level line-to-neutral waveform. The converter is operated under a phase-shifted carrier pulse-width modulation (PWM). The mathematical model for the DC-link capacitors voltage behavior of a three-phase arrangement is also presented. It is shown through simulations and experimental work that the voltage of flying capacitors can naturally balance to the required level in order to generate multilevel waveform. Simulations and experimental work of a single-phase seven-level ANPC converter prototype are also presented. Keywords active, capacitor, flying, n, level, converter, clamped, point, neutral Disciplines Engineering Science and Technology Studies Publication Details Pulikanti, S. R., Konstantinou, G. S. & Agelidis, V. G. (). An n-level flying capacitor based active neutralpoint-clamped converter. nd International Symposium on Power Electronics for Distributed Generation Systems, PEDG (pp ). Australia: IEEE. This conference paper is available at Research Online:
3 nd IEEE International Symposium on Power Electronics for Distributed Generation Systems An n-level Flying Capacitor based Active Neutral-Point-Clamped Converter Sridhar R. Pulikanti Georgios S. Konstantinou and Vassilios G. Agelidis The University of Sydney, Sydney, NSW, 6, Australia The University of New South Wales, Sydney, NSW, 5, Australia Abstract An n-level flying capacitor (FC) based active neutral point clamped (ANPC) converter is discussed in this paper. The converter is based on an arrangement of a three-level ANPC converter and a number of two-level cells creating an n-level line-to-neutral waveform. The converter is operated under a phase-shifted carrier pulse-width modulation (PWM). The mathematical model for the DC-link capacitors voltage behavior of a three-phase arrangement is also presented. It is shown through simulations and experimental work that the voltage of flying capacitors can naturally balance to the required level in order to generate multilevel waveform. Simulations and experimental work of a single-phase seven-level ANPC converter prototype are also presented. Index Terms Active neutral point clamped converter, carrier based pulse-width modulation, flying capacitor converter, multilevel converter I. INTRODUCTION Multilevel converters have become popular in recent years due to their high-voltage and high-power capability []. They have numerous advantages such as lower harmonic distortion and lower electro-magnetic interference (EMI) and reduced stressed of the semiconductor switching devices when compared with the conventional two-level converter. These advantages have made them particularly attractive for industrial applications such as motor drives [], advanced staticcompensators (STATCOMs) [3], high-power high-voltage direct-current (HVDC) power transmission [4], etc. The main multilevel converter topologies are the neutralpoint clamped (NPC), the flying capacitor (FC) converter and the cascaded H-bridge (CHB) converters []. As the number of levels in the output voltage of a multilevel converter increases, the complexity of the neutral point voltage control of the NPC converter, the stored energy components of the FC converter and the number of isolated power supplies of the cascaded H-bridge converter increases. This increase in complexity together with the increase in the number of components affects the reliability and the efficiency of the converter [5]. In recent years, hybrid multilevel converters using different arrangements of conventional multilevel topologies have been introduced. These include the three-level active neutral point clamped converter (ANPC) converter [6] with a FC converter generating a five-level (5L) output waveform, the two-level converter with an H-bridge cell which generates a five-level output waveform and the three-level NPC converter with an H-bridge cell [5] which generates a seven-level (7L) output waveform. Based on the hybrid configuration of a 3L-ANPC converter [6] and a 3L FC converter, a 5L-FC based ANPC converter was developed for motor drive applications [7]. In [8], the experimental validation of the 5L-FC based ANPC converter using carrier based disposition (CBD) pulse-width modulation (PWM) to control the neutral point voltage and FC voltage were presented. In [9], a 5L-FC based ANPC converter for STATCOM application with phase shifted carrier (PSC) PWM using simulation results is verified. Hybrid configurations also provide the advantage of combining high-volume semiconductors such as the integrated gate-commutated thyristor (IGCT) and insulated gate bipolar thyristor (IGBT) in order to decrease the conduction losses []. Optimized pulse patterns with low switching frequency to deal with voltage balancing and switching frequency issues were presented in [] and the control under selective harmonic elimination PWM was proposed in []. The objective of this paper is to discuss a generalized nlevel FC-based ANPC converter operated with PSC-PWM. The PSC-PWM provides natural balancing of FCs [3] and under this modulation scheme both FCs and DC-link capacitors of this converter topology balances to required voltage level. The DC-link capacitors behavior is mathematically derived for three-phase arrangement where the average value of neutral point current over fundamental period is zero when the voltage across the DC-link capacitors and FCs naturally balance. The paper is organized in the following way. Section II describes the topology and operating principles of the n-level FC based ANPC converter. Section III discusses the phaseshifted carrier based modulation technique and the mathematical model of the DC-link capacitors voltage behavior. Section IV provides simulation results and Section V presents experimental results from a single-phase low-power sevenlevel laboratory setup. Finally, the conclusions are summarized in Section VI. II. TOPOLOGY AND OPERATION PRINCIPLES Fig. (a) presents the phase leg of the n-level (FC) based ANPC converter topology. It is the arrangement of a 3L-ANPC converter and z number of two-level cells. The number of output voltage levels in the line-to-neutral waveform is equal to n =z +3 where n is an odd number. The n-level FC //$6. IEEE 553
4 + idc i ic C i O (n-) Vdc ic C - i + (n-) Vdc O O (n-) Vdc - Sx5 Basic two-level cell z capacitor cells Sx6 Sx3 Sxy(n-4) Sxy(n-6) Sxy5 Sxy3 Sxy v rx Cf, xy(n-4) Cf,xy(n-6) Cf,xy5 Cf,xy3 Cf,xy i rx Sx7 Sx4 Sxy(n-3) Sy(n-5) Sxy6 Sxy4 Sxy Sx8 (a) Sx3 Sxy(n-4) Sxy(n-6) Sxy5 Sxy3 Sxy v rx C Cf, xy(n-4) Cf,xy(n-6) Cf,xy5 Cf,xy3 Cf,xy i rx Sx4 Sxy(n-3) Sy(n-5) Sxy6 Sxy4 Sxy Sx3 Sxy(n-4) Sxy(n-6) Sxy5 Sxy3 Sxy v rx C Cf,xy5 Cf,xy3 Cf,xy Cf, xy(n-4) Cf,xy(n-6) i rx Sx4 Sxy(n-3) Sy(n-5) Sxy6 Sxy4 Sxy (c) ANPC converter and the two switching states of each of the two-level cells resulting in a total of 4 z switching states which generate the n different voltage levels at the output. The output phase voltage, v rxo, where x is the phase (a, b or c)is given by: v rxo = [ ] (n ) V dc (S x5 ) + (S x3 + S xy(n 4) S xy ) () The voltage ripple across the FC depends on the amplitude of the load current and the switching frequency of the switches S x3, S x4 and the switches of two-level cells []. The current through the FC C f,xy(n 6) can then be expressed as: i Cf,xy(n 6) =(S xy(n 4) S xy(n 6) ) i rx () The required capacitance of the flying capacitor for a peak output current of I p allowed voltage ripple ΔV Cf and carrier frequency of f s is given by eq. 3 [9]. Fig.. n-level FC based ANPC converter, (a) phase leg, Circuit during first half-period, (c) circuit during second half-period based ANPC converter consists of n +3 switches and n 3 FCs. If the voltage across the DC-link is assumed constant and equal to (n )V dc, where V dc is the voltage across the first FC C f,y, the voltage across each of the two dc-link capacitors is equal to (n ) V dc. Switches S x5, S x6, S x7 and S x8 (outer switches) have to be rated for a voltage equal to (n ) V dc. The requirement for higher voltage ratings of these switches can be a limiting factor to the potential expansion of the topology to large number of levels and higher voltage applications. Switches S x3 and S x4 and the switches of the two-level cells have to withstand a voltage equal to V dc. Each of the two-level cells consists of a FC and a complementary switch pair. If the voltage across the FC is assumed constant then the voltage across the last flying capacitor C f,xy(n 4) is equal to (n 3) V dc and the voltage across the first FC C f,xy is equal to V dc. Since the outer switches operate under fundamental frequency, two distinct half-periods can be identified. In the first half-period the FC circuit is connected to the upper capacitor (C ) of the DC-link as shown in Fig. and during the second half of the period the capacitor is connected to the lower capacitor (C ) (Fig. (c)). The converter is then essentially reduced to an (n + )/ level FC and analytical determination of the voltage balancing of the flying capacitors can be applied [3]. In a three-phase application the complexity of this analysis increases, since more than one of the phase-legs can be connected to one of the DC capacitors. The 3L-ANPC converter has six switching states. In order to decrease the switching frequency of switches S x5 and S x8, only four out of the six switching states are considered. The switching states of the n-level FC based ANPC converter are the combination of the four switching states of the three-level C f = I p (3) ΔV Cf f s The energy stored per phase-leg of the n-level FC based ANPC converter is also presented in [8]. As the number of levels increases, the energy stored in the flying capacitors increases linearly. In order to decrease the energy stored in the FCs as the number of levels increase, a higher switching frequency can be utilized. This, however, increases the switching losses and a trade off between the switching losses and the energy storage of the capacitors has to be made. III. PHASE-SHIFTED CARRIER PWM A. Modulation Strategy The modulation of the n-level FC based ANPC converter is based on a PSC PWM. The PSC-PWM provides natural balancing of the FC converters [3] and can be readily applied to the topology under discussion. Since additional number of levels can be acquired by the fundamental frequency switching of the 3L-ANPC, only n triangular carrier signals are required. The phase shift between these triangular carrier signals is 7 n degrees, or double the phase shift for an equal level FC or CHB topology. The harmonics are positioned as sidebands around (n )fs. This modulation technique fulfills the two basic requirements set in [8] as the voltage balancing of the flying capacitors is provided by the PSC-PWM and the switching frequency of the outer switches of the topology is equal to the fundamental frequency of the output voltage. The modulating signal for the converter is a function of both the desired output voltage and the switching function of the switch S x5 [9] and is given by eqn. (4). v rx = m a sin(ω t) ( 4 π n=,3,5... n sin nω t) (4) where m a is the amplitude modulation index and ω is the angular frequency of the fundamental component. The 554
5 p.u. output frequency. The continuous switching functions for switches of phase a are - p.u Time (sec) Fig.. Modulating signal and triangular carrier of the PSC-PWM ˆS a3 =+m a sin(ω t) + 4 π n=,3... n sin(nω t) ˆS a4 = m a sin(ω t) + 4 π n=,3... n sin(nω t) ω t π (4) ω t π (5) modulating signal and a triangular carrier waveform are shown in Fig.. The value of m a is normalized with the overall number of levels and it ranges between and for any n. The number of levels in the output voltage waveform also depends on the amplitude modulation index and for every n decrease in m a, the number of levels in the output waveform decreases by two. B. Mathematical modeling of the DC-link capacitor voltage behavior for three-phase converter arrangement The analysis of the DC-link capacitor voltage behavior for the n-level FC based ANPC converter using PSC-PWM is discussed in this section. The switching functions of the switches, determine the relation between the AC- and DC-side variables. Voltages of the AC-side of the ANPC converter are given by eq. (): [ ] v rao = V (n ) dc (S a5 ) + (S a S ay ) (5) [ ] v rbo = V (n ) dc (S b5 ) + (S b S by ) (6) [ ] v rco = V (n ) dc (S c5 ) + (S c S cy ) (7) Considering the AC-side three-phase currents as: i a (t) =I p sin(ω t + φ) (8) i b (t) =I p sin(ω t + φ π 3 ) (9) i c (t) =I p sin(ω t + φ + π 3 ) () The currents of the DC-side of the converter are given by i = i a S a5 S a3 + i a S b5 S b3 + i a S c5 S c3 () i = i a (S a5 + S a3 ( S a5 )) + i b (S b5 + S b3 ( S b5 )) + i c (S c5 + S c3 ( S c5 )) () i = i a S a8 S a4 + i a S b8 S b4 + i a S c8 S c4 (3) At any given time, the switching function can be approximated by the instantaneous value of the modulating waveform, given that carrier frequency is much larger than converter ˆS a5 = ˆS a6 = { + 4 π n=,3... n sin(nωt) ω t π π ω t π { ω t π + 4 π n=,3... n sin(nωt) π ω t π (6) (7) Thus the average value of current i over one cycle of modulating waveform is given as i = π π (i a S a5 S a3 +i b S b5 S b3 +i c S c5 S c3 )d(ω t) (8) i = 3m ai p cos(φ) 4 Similarly from the integration of eqn. () and from eqn. (3) i = π π (9) i = () (i a S a8 S a4 +i b S b8 S b4 +i c S c8 S c4 )d(ω t) () i = 3m ai p cos(φ) () 4 Considering the power balance equation between the DC and the AC-side of the n-level ANPC converter, the following are obtained V dc i dc = π π (v ra i a + v rb i a + v rc i c )d(ω t) (3) i dc = 3mI p cos φ 4 (4) i dc is the average value of i dc over one cycle of the modulating waveform. Using the above deduced equations the following are obtained i C = i dc i = (5) i C = i C i = (6) When the voltage across the capacitors naturally balances using PSC-PWM, the average value of the DC-link capacitors current and neutral point current is zero. 555
6 + S 5 TABLE I SWITCHING STATES OF SEVEN-LEVEL FC BASED ANPC CONVERTER C v rx 6 V dc O C f,y3 C f,y i r - C Fig. 3. S 6 S 7 S 8 S 3 S 4 S y3 S y4 S y S y Seven level FC based ANPC converter IV. SIMULATION RESULTS Simulations have been performed based on a seven-level topology (Fig. 3). In this case, charging and discharging of the two flying capacitors C f,y3 and C f,y takes place at p.u and p.u of the output line-to-neutral voltage and depends upon the direction of the output phase current. The switching states for the case of the seven-level topology are shown in Table I. During the switching states V, V 7, V and V 4 both the FCs are connected to the load and one of the capacitors charges while the other discharges. In the remaining states that provide p.u. or p.u. voltage levels, only one of the two FCs is connected to the output. Also during switching states, V 7 and V 4 the neutral point O is connected to the load through the FCs. The switching signals and the intervals where either or both the FCs are connected to the load during a fundamental period are shown in Fig. 4. The system parameters and load configurations for both the simulation and experimental results are summarized in Table II. The behavior of the topology and especially the voltage balancing of the flying capacitors is investigated not only under steady-state operation but also during changes in the DC voltage. Fig. 5 shows the phase output voltage and the voltage across the flying and DClink capacitors and Fig. 6 shows the load current and current through the flying capacitors of the seven-level topology. The dynamic behavior of the converter for a step change in the DC-link voltage is also simulated for the two possible arrangements of the triangular carrier waveforms (leading and lagging). The simulated results are shown in Fig. 7(a) and for leading and lagging arrangements respectively. As expected the leading carrier arrangement results in a faster response from capacitor C f,y and the lagging carrier arrangement results in an initial dip in the voltage of capacitor C f,y and a faster response to the transient change from capacitor C f,y3. These results are in accordance with the behavior of a flying capacitor converter under similar changes in the DC-link voltage [3]. S 3 S 4 S 5 S 6 S 7 S 8 S y S y S y3 S y4 V V V 3 V 4 V 5 V 6 V 7 V 8 V 9 V V V V 3 V 4 V 5 V 6 Switching Signals Voltage (p.u) S5 Sy3.5.5 Sy.5.5 v aro S Time (sec) Fig. 4. Seven-level FC based ANPC converter, (a)-(d) Switching signals, (e) Output voltage and charging periods TABLE II SIMULATION AND CIRCUIT PARAMETERS DC-link voltage DC-link capacitors C and C Flying capacitors Carrier Frequency Fundamental Frequency Load Resistance Load Inductance 3V 47μF μf 5Hz 5 Hz Ω 7mH V. EXPERIMENTAL RESULTS A single-phase laboratory prototype of a seven-level FC based ANPC converter was used to verify the natural balancing (a) (c) (d) (e) 556
7 (a) (c) (d) v ro C f, y3 C f, y V C V C Time (s) Fig. 5. Simulation results, (a) Output phase voltage, Capacitor C f,y3 voltage (c) Capacitor C f,y voltage (d) DC-link capacitors voltage (a) (c) Current (A) Current (A) Current (A) i rx i Cf,y3 i Cf,y Time (s) Fig. 6. Simulation results, (a) load current Capacitor C f,y3 current (c) Capacitor C f,y current phenomenon of the FCs using PSC-PWM. The converter is built using the FUJI MBITA-6 and a dspace 4 R&D DSP board. The laboratory setup employed a controllable DC-supply attained from a three-phase passive front end rectifier and a transformer to maintain the DC-link voltage The steady state performance of the topology is initially investigated. Fig. 8 shows the line-to-neutral phase output of and the corresponding harmonic spectrum of the singlephase circuit for an amplitude modulation index of.85. The measured load current and currents through the two flying capacitors are also shown in Fig. 9. Finally, Fig. shows the DC-link voltage and the voltage of the flying capacitors over v Cf,y Time (s) (a) v Cf,y v Cf,y v Cf,y Time (s) Fig. 7. Simulated response to a DC-link voltage step change (a) leading arrangement, lagging arrangement fundamental periods (.4 sec). The natural balancing of the flying capacitors due to the PSC-PWM method and their corresponding voltage ripple due to the load current can also be observed. The behavior of the single-phase circuit under a step change in the DC-link voltage of V (i.e. from V to 3V) is also investigated for both leading and lagging carrier waveforms. The transient responses for the case of the leading and lagging carrier arrangement are shown in Figs. and respectively. Due to the PSC-PWM of the flying cells of the topology and the fundamental frequency switching of the outer switches, which result in a circuit as shown in Fig. and (c), the transient behavior of the topology for both carrier arrangements is similar to that of a FC converter. The experimental results appear to be over-damped when compared to the simulation results possibly because of the non-linear nature of the load inductance for the specific current range and the variation of the load resistance with frequency. VI. CONCLUSION The topology, operational principles and theoretical considerations of a generalized n-level flying capacitor based, active neutral-point clamped converter has been discussed in this paper. The converter is operated with PSC-PWM providing fundamental frequency switching of the outer switches and voltage balancing of the flying capacitors through the natural balancing property. Simulations results and closely matched experimental results are also provided that verify the operational principles of the topology. REFERENCES [] J. Rodriguez, L.G. Franquelo, S. Kouro, J.I. Leon, R. Portillo, M. Prats, M. Perez, Multilevel converters: An enabling technology for high-power 557
8 Fig. 8. Measured output phase voltage and corresponding harmonic spectrum Fig.. Dynamic response to a V step change in the DC-link voltage, leading carrier arrangement Fig.. Dynamic response to a V step change in the DC-link voltage, lagging carrier arrangement Fig. 9. Measured load and floating capacitor currents Fig.. Measured DC-Link and flying capacitor voltages and flying capacitor voltage ripple applications in Proc. of the IEEE, Vol. 97, No., Nov. 9, pp [] M. F. Escalante, J. Vannier and A. Arzande, Flying capacitor multilevel inverters and DTC motor drive applications, in IEEE Trans. on Ind. Electron., vol. 49, no. 4, pp , Aug.. [3] H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, A 6.6kV transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a -V -kva laboratory model, in IEEE Trans. on Ind. Appl., vol. 44, no., pp , Mar./Apr. 8. [4] N. Flourentzou V. G. Agelidis and G. Demetriades, VSC based HVDC power transmission systems: An overview, in IEEE Trans. on Power Electr., vol. 4, no. 3, pp. 59-6, 9. [5] M. Veenstra and A. Rufer, Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives, IEEE Trans. on Ind. Appl., vol. 4, no., pp , Mar./Apr. 5. [6] T. Bruckner, S. Bernet, and P. Steimer, Feedforward loss control of threelevel Active NPC converters, IEEE Trans. on Ind. Appl., vol. 43, no. 6, pp , Dec. 7. [7] F. Kieferndorf, M. Basler, L. A. Serpa, J. -H. Fabian, A. Coccia, and G. A. Scheuer, A new medium votlage drive system based on ANPC-5L technology, in Proc. of ICIT Conf., pp [8] P. Barbosa, P. K. Steimer, M. Winkelnkemper, J. Steinke, and N. Celanovic, Active-neutral-point clamped (ANPC) multilevel converter technology, in Proc. of EPE Conf. 5, pp.-4. [9] S. A. Gonzalez, M. I. Valla and C.F. Christiansen, Five-level cascaded asymmetric multilevel converter, in IET Power Electr., vol. 3, no., pp. -8,. [] M. Winkelnkemper, F. Wilder, and P. K. Steimer, Control of a 6 MVA hybrid converter for permanent magnet synchronous generator for windpower, in Proc. of IEEE Elect. Mach. Conf, (ICEM), Vilamoura, Portugal, 8, pp.-6. [] J.Meili, S. Ponnaluri, L. Serpa, P. K. Steimer, and J. W. Kolar, Optimized pulse patterns for the 5-level ANPC converter for high speed high power applications, in Proc. of IEEE IECON, 6, pp [] S. R. Pulikanti and V. G. Agelidis, Control of neutral point and flying capacitor voltages in five-level SHE-PWM controlled ANPC converter, in Proc. of IEEE Ind. Electron. Appl. Conf, (ICIEA), 9, pp [3] B.P. McGrath and D.G. Holmes, Analytical modeling of voltage balance dynamics for a flying capacitor multilevel converter, in IEEE Trans. on Power Electron., Vol. 3, No, Mar. 8, pp
Seven-level cascaded ANPC-based multilevel converter
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences Seven-level cascaded ANPC-based multilevel converter
More informationThe seven-level flying capacitor based ANPC converter for grid intergration of utility-scale PV systems
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2012 The seven-level flying capacitor based ANPC
More informationHarmonic elimination control of a five-level DC- AC cascaded H-bridge hybrid inverter
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers Faculty of Engineering and Information Sciences 2 Harmonic elimination control of a five-level DC- AC cascaded
More informationMULTILEVEL converters provide significant advantages
4794 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 60, NO. 11, NOVEMBER 2013 Hybrid Seven-Level Cascaded Active Neutral-Point-Clamped-Based Multilevel Converter Under SHE-PWM Sridhar R. Pulikanti,
More informationSHE-PWM switching strategies for active neutral point clamped multilevel converters
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 8 SHE-PWM switching strategies for active neutral
More informationFive-level active NPC converter topology: SHE- PWM control and operation principles
University of Wollongong Research Online Faculty of Engineering and Information Sciences - Papers: Part A Faculty of Engineering and Information Sciences 2007 Five-level active NPC converter topology:
More informationANALYSIS AND DESIGN OF HYBRID ACTIVE MULTI-LEVEL INVERTER TOPOLOGY FED INDUCTION MOTOR DRIVE
ANALYSIS AND DESIGN OF HYBRID ACTIVE MULTI-LEVEL INVERTER TOPOLOGY FED INDUCTION MOTOR DRIVE Manga.R 1, Srinivas.V 2 1 Student, Electrical and Electronics Engineering, Nigama Engineering College, Telangana,
More informationA Comparative Study of SPWM on A 5-Level H-NPC Inverter
Research Journal of Applied Sciences, Engineering and Technology 6(12): 2277-2282, 2013 ISSN: 2040-7459; e-issn: 2040-7467 Maxwell Scientific Organization, 2013 Submitted: December 17, 2012 Accepted: January
More informationSEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER
SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER 1 GOVINDARAJULU.D, 2 NAGULU.SK 1,2 Dept. of EEE, Eluru college of Engineering & Technology, Eluru, India Abstract Multilevel converters
More informationA Novel Five-Level Voltage Source Inverter with Sinusoidal Pulse Width Modulator for Medium-Voltage Applications
A Novel Five-Level Voltage Source Inverter with Sinusoidal Pulse Width Modulator for Medium-Voltage Applications Mehdi Narimani, Senior Member, IEEE, Bin Wu, Fellow Member, Navid Reza Zargari, Fellow Member,
More informationQuasi-Three-Level and Five-Level Operation of A Diode- Clamped Multilevel Inverter Using Space Vector Modulation
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 8, Issue 5 (August 2013), PP. 26-36 Quasi-Three-Level and Five-Level Operation of
More informationNovel Voltage Source Converter for 10 kv Class Motor Drives
Journal of Power Electronics, Vol. 16, No. 5, pp. 1725-1734, September 2016 1725 JPE 16-5-11 http://dx.doi.org/10.6113/jpe.2016.16.5.1725 ISSN(Print): 1598-2092 / ISSN(Online): 2093-4718 Novel Voltage
More informationCOMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION MOTOR DRIVES
International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 214 COMPARISON STUDY OF THREE PHASE CASCADED H-BRIDGE MULTI LEVEL INVERTER BY USING DTC INDUCTION
More informationA Novel Cascaded Multilevel Inverter Using A Single DC Source
A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department
More informationHybrid PWM switching scheme for a three level neutral point clamped inverter
Hybrid PWM switching scheme for a three level neutral point clamped inverter Sarath A N, Pradeep C NSS College of Engineering, Akathethara, Palakkad. sarathisme@gmail.com, cherukadp@gmail.com Abstract-
More information29 Level H- Bridge VSC for HVDC Application
29 Level H- Bridge VSC for HVDC Application Syamdev.C.S 1, Asha Anu Kurian 2 PG Scholar, SAINTGITS College of Engineering, Kottayam, Kerala, India 1 Assistant Professor, SAINTGITS College of Engineering,
More informationLiterature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches
Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],
More informationCASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES
CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES A.Venkadesan 1, Priyatosh Panda 2, Priti Agrawal 3, Varun Puli 4 1 Asst Professor, Electrical and Electronics Engineering, SRM University,
More informationAvailable online at ScienceDirect. Procedia Technology 21 (2015 ) SMART GRID Technologies, August 6-8, 2015
Available online at www.sciencedirect.com ScienceDirect Procedia Technology 21 (2015 ) 386 392 SMART GRID Technologies, August 6-8, 2015 Improvement in Switching Strategy used for Even Loss Distribution
More informationCascaded Two Level Electrical Converter-Based Multilevel STATCOM for High Power Utilization
Cascaded Two Level Electrical Converter-Based Multilevel STATCOM for High Power Utilization D.Nagaraju M.Tech-PE, Vidya Bharathi Institute of Technology, T.S, India. L.Ramesh Associate Professor, Vidya
More informationA New Multilevel Inverter Topology with Reduced Number of Power Switches
A New Multilevel Inverter Topology with Reduced Number of Power Switches L. M. A.Beigi 1, N. A. Azli 2, F. Khosravi 3, E. Najafi 4, and A. Kaykhosravi 5 Faculty of Electrical Engineering, Universiti Teknologi
More informationAnalysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches
Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Raj Kiran Pandey 1, Ashok Verma 2, S. S. Thakur 3 1 PG Student, Electrical Engineering Department, S.A.T.I.,
More informationA Novel Design of Active Neutral Point Clamped Flying Capacitor Five Level Inverter Using Multicarrier PWM.
A Novel Design of Active Neutral Point Clamped Flying Capacitor Five Level Inverter Using Multicarrier PWM. T.Vimala 1,P.Avirajamajula 2 (M.Tech_PED) 1, M.E Assistant.Professor Dept.of E.E.E 2 12 EEE,
More informationHardware Implementation of SPWM Based Diode Clamped Multilevel Invertr
Hardware Implementation of SPWM Based Diode Clamped Multilevel Invertr Darshni M. Shukla Electrical Engineering Department Government Engineering College Valsad, India darshnishukla@yahoo.com Abstract:
More informationInternational Journal Of Engineering And Computer Science ISSN: Volume 2 Issue 12 December, 2013 Page No Abstract
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 2 Issue 12 December, 2013 Page No. 3566-3571 Modelling & Simulation of Three-phase Induction Motor Fed by an
More informationSimulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System
Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System 1 G.Balasundaram, 2 Dr.S.Arumugam, 3 C.Dinakaran 1 Research Scholar - Department of EEE, St.
More informationCHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER
42 CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER 3.1 INTRODUCTION The concept of multilevel inverter control has opened a new avenue that induction motors can be controlled to achieve dynamic performance
More informationModified Multilevel Inverter Topology for Driving a Single Phase Induction Motor
Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India
More informationCrossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources
Crossover Switches Cell (CSC): A New Multilevel Inverter Topology with Maximum Voltage Levels and Minimum DC Sources Hani Vahedi, Kamal Al-Haddad, Youssef Ounejjar, Khaled Addoweesh GREPCI, Ecole de Technologie
More informationSINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION
SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION T.Ramachandran 1, P. Ebby Darney 2 and T. Sreedhar 3 1 Assistant Professor, Dept of EEE, U.P, Subharti Institute of Technology
More informationSimulation and Experimental Results of 7-Level Inverter System
Research Journal of Applied Sciences, Engineering and Technology 3(): 88-95, 0 ISSN: 040-7467 Maxwell Scientific Organization, 0 Received: November 3, 00 Accepted: January 0, 0 Published: February 0, 0
More informationDesign and Evaluation of PUC (Packed U Cell) Topology at Different Levels & Loads in Terms of THD
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2016, 3(9): 33-43 Research Article ISSN: 2394-658X Design and Evaluation of PUC (Packed U Cell) Topology at Different
More informationADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS
Volume 120 No. 6 2018, 7795-7807 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS Devineni
More informationAN IMPROVED MODULATION STRATEGY FOR A HYBRID MULTILEVEL INVERTER
AN IMPROED MODULATION STRATEGY FOR A HYBRID MULTILEEL INERTER B. P. McGrath *, D.G. Holmes *, M. Manjrekar ** and T. A. Lipo ** * Department of Electrical and Computer Systems Engineering, Monash University
More informationMultilevel Inverter with Coupled Inductors with Sine PWM Techniques
Multilevel Inverter with Coupled Inductors with Sine PWM Techniques S.Subalakshmi 1, A.Mangaiyarkarasi 2, T.Jothi 3, S.Rajeshwari 4 Assistant Professor-I, Dept. of EEE, Prathyusha Institute of Technology
More informationSENSOR LESS VOLTAGE CONTROL OF CHB MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR WITH ONE DC SOURCE PER EACH PHASE
Volume 120 No. 6 2018, 4079-4097 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ SENSOR LESS VOLTAGE CONTROL OF CHB MULTILEVEL INVERTER FED THREE PHASE INDUCTION
More informationThree Phase Parallel Multilevel Inverter Fed Induction Motor Using POD Modulation Scheme
International Journal of Innovation and Applied Studies ISSN 2028-9324 Vol. 7 No. 3 Aug. 2014, pp. 1209-1214 2014 Innovative Space of Scientific Research Journals http://www.ijias.issr-journals.org/ Three
More informationAnalysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI
Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Srinivas Reddy Chalamalla 1, S. Tara Kalyani 2 M.Tech, Department of EEE, JNTU, Hyderabad, Andhra Pradesh, India 1 Professor,
More informationFIVE-LEVEL HYBRID CONVERTER BASED ON A HALF-BRIDGE/ANPC CELL
FIVE-LEVEL HYBRID CONVERTER BASED ON A HALF-BRIDGE/ANPC CELL R. N. A. L. Silva 1, L. H. S. C. Barreto 2, D. S Oliveira Jr. 3, G. A. L. Henn 4, P. P. Praça 5, M. L. Heldwein 6 and S.A. Mussa 7, Universidade
More informationCOMPARATIVE STUDY ON VARIOUS BIPOLAR PWM STRATEGIES FOR THREE PHASE FIVE LEVEL CASCADED INVERTER
COMPARATIVE STUDY ON VARIOUS BIPOLAR PWM STRATEGIES FOR THREE PHASE FIVE LEVEL CASCADED INVERTER Balamurugan C. R. 1, Natarajan S. P. 2 and Padmathilagam V. 3 1 Department of Electrical Engineering, Arunai
More informationGenerating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge
Generating 17 Voltage Levels Using a Three Level Flying Capacitor Inverter and Cascaded Hbridge Dareddy Lakshma Reddy B.Tech, Sri Satya Narayana Engineering College, Ongole. D.Sivanaga Raju, M.Tech Sri
More informationEnhanced Performance of Multilevel Inverter Fed Induction Motor Drive
Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Venkata Anil Babu Polisetty 1, B.R.Narendra 2 PG Student [PE], Dept. of EEE, DVR. & Dr.H.S.MIC College of Technology, AP, India 1 Associate
More informationReduction of Power Electronic Devices with a New Basic Unit for a Cascaded Multilevel Inverter fed Induction Motor
International Journal for Modern Trends in Science and Technology Volume: 03, Issue No: 05, May 2017 ISSN: 2455-3778 http://www.ijmtst.com Reduction of Power Electronic Devices with a New Basic Unit for
More information11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION
11 LEVEL SWITCHED-CAPACITOR INVERTER TOPOLOGY USING SERIES/PARALLEL CONVERSION 1 P.Yaswanthanatha reddy 2 CH.Sreenivasulu reddy 1 MTECH (power electronics), PBR VITS (KAVALI), pratapreddy.venkat@gmail.com
More informationInduction Motor Drive using SPWM Fed Five Level NPC Inverter for Electric Vehicle Application
IJIRST International Journal for Innovative Research in Science & Technology Volume 4 Issue 7 November 2017 ISSN (online): 2349-6010 Induction Motor Drive using SPWM Fed Five Level NPC Inverter for Electric
More informationCommon Mode Voltage Reduction in a Three Level Neutral Point Clamped Inverter Using Modified SVPWM
Common Mode Voltage Reduction in a Three Level Neutral Point Clamped Inverter Using Modified SVPWM Asna Shanavas Shamsudeen 1, Sandhya. P 2 P.G. Student, Department of Electrical and Electronics Engineering,
More informationTHE demand for high-voltage high-power inverters is
922 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 62, NO. 2, FEBRUARY 2015 A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit With Reduced Number of Power Switches Ebrahim Babaei,
More informationA Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding
A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding E. Chidam Meenakchi Devi 1, S. Mohamed Yousuf 2, S. Sumesh Kumar 3 P.G Scholar, Sri Subramanya
More informationA New Multilevel Inverter Topology of Reduced Components
A New Multilevel Inverter Topology of Reduced Components Pallakila Lakshmi Nagarjuna Reddy 1, Sai Kumar 2 PG Student, Department of EEE, KIET, Kakinada, India. 1 Asst.Professor, Department of EEE, KIET,
More informationPERFORMANCE ANALYSIS OF SOLAR POWER GENERATION SYSTEM WITH A SEVEN-LEVEL INVERTER SUDHEER KUMAR Y, PG STUDENT CHANDRA KIRAN S, ASSISTANT PROFESSOR
PERFORMANCE ANALYSIS OF SOLAR POWER GENERATION SYSTEM WITH A SEVEN-LEVEL INVERTER SUDHEER KUMAR Y, PG STUDENT CHANDRA KIRAN S, ASSISTANT PROFESSOR KV SUBBA REDDY INSTITUTE OF TECHNOLOGY, KURNOOL Abstract:
More informationSingle Phase Multi- Level Inverter using Single DC Source and Reduced Switches
DOI: 10.7763/IPEDR. 2014. V75. 12 Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches Varsha Singh 1 +, Santosh Kumar Sappati 2 1 Assistant Professor, Department of EE, NIT Raipur
More informationMultilevel Inverter Based Statcom For Power System Load Balancing System
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735 PP 36-43 www.iosrjournals.org Multilevel Inverter Based Statcom For Power System Load Balancing
More informationNew Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3
New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3 1,2,3 Department of Electrical & Electronics Engineering, Swarnandhra College of Engg & Technology, West Godavari
More informationA Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter
A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter Applied Power Electronics Laboratory, Department of Electrotechnics, University of Sciences and Technology of Oran,
More informationPhase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution
Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution K.Srilatha 1, Prof. V.Bugga Rao 2 M.Tech Student, Department
More informationPerformance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 5, Number 1 (2012), pp. 49-60 International Research Publication House http://www.irphouse.com Performance Evaluation of a Cascaded
More informationKeywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.
A Simplified Topology for Seven Level Modified Multilevel Inverter with Reduced Switch Count Technique G.Arunkumar*, A.Prakash**, R.Subramanian*** *Department of Electrical and Electronics Engineering,
More informationLow Order Harmonic Reduction of Three Phase Multilevel Inverter
Journal of Scientific & Industrial Research Vol. 73, March 014, pp. 168-17 Low Order Harmonic Reduction of Three Phase Multilevel Inverter A. Maheswari 1 and I. Gnanambal 1 Department of EEE, K.S.R College
More informationCHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER
97 CHAPTER 6 THREE-LEVEL INVERTER WITH LC FILTER 6.1 INTRODUCTION Multi level inverters are proven to be an ideal technique for improving the voltage and current profile to closely match with the sinusoidal
More informationA New Modular Marx Derived Multilevel Converter
A New Modular Marx Derived Multilevel Converter Luis Encarnação 1, José Fernando Silva 2, Sónia F. Pinto 2, and Luis. M. Redondo 1 1 Instituto Superior de Engenharia de Lisboa, Cie3, Portugal luisrocha@deea.isel.pt,
More informationA Single-Phase Carrier Phase-shifted PWM Multilevel Inverter for 9-level with Reduced Switching Devices
International Journal of Science, Engineering and Technology Research (IJSETR), Volume 3, Issue 5, May 4 A SinglePhase Carrier Phaseshifted PWM Multilevel Inverter for 9level with Reduced Switching Devices
More informationVoltage Balancing Method for the Multilevel Flying Capacitor Converter Using Phase-Shifted PWM
Voltage Balancing Method for the Multilevel Flying Capacitor Converter Using Phase-Shifted PWM Amer M.Y.M Ghias (), Josep Pou (2), Mihai Ciobotaru (), and Vassilios G. Agelidis () () Australian Energy
More informationCASCADED H-BRIDGE THREE-PHASE MULTILEVEL INVERTERS CONTROLLED BY MULTI-CARRIER SPWM DEDICATED TO PV
CASCADED H-BRIDGE THREE-PHASE MULTILEVEL INVERTERS CONTROLLED BY MULTI-CARRIER SPWM DEDICATED TO PV 1 ABDELAZIZ FRI, 2 RACHID EL BACHTIRI, 3 ABDELAZIZ EL GHZIZAL 123 LESSI Lab, FSDM Faculty, USMBA University.
More informationThis is the published version of a paper presented at EPE 14-ECCE Europe. Citation for the original published paper:
http://www.diva-portal.org This is the published version of a paper presented at EPE 14-ECCE Europe. Citation for the original published paper: Ahmad Khan, N., Vanfretti, L., Li, W. (214) Hybrid Nearest
More informationA Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources
A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources P.Umapathi Reddy 1, S.Sivanaga Raju 2 Professor, Dept. of EEE, Sree Vidyanikethan Engineering College, Tirupati, A.P.
More informationMODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER
MODELLING AND SIMULATION OF DIODE CLAMP MULTILEVEL INVERTER FED THREE PHASE INDUCTION MOTOR FOR CMV ANALYSIS USING FILTER Akash A. Chandekar 1, R.K.Dhatrak 2 Dr.Z.J..Khan 3 M.Tech Student, Department of
More informationModeling of New Multilevel Inverter Topology with reduced Number of Power Electronic Components
The International Journal Of Engineering And Science (IJES) ISSN (e): 2319 1813 ISSN (p): 2319 1805 Pages 23-30 2014 Modeling of New Multilevel Inverter Topology with reduced Number of Power Electronic
More informationM.Tech in Industrial Electronics, SJCE, Mysore, 2 Associate Professor, Dept. of ECE, SJCE, Mysore
Implementation of Five Level Buck Converter for High Voltage Application Manu.N.R 1, V.Nattarasu 2 1 M.Tech in Industrial Electronics, SJCE, Mysore, 2 Associate Professor, Dept. of ECE, SJCE, Mysore Abstract-
More informationSwitching Angles and DC Link Voltages Optimization for. Multilevel Cascade Inverters
Switching Angles and DC Link Voltages Optimization for Multilevel Cascade Inverters Qin Jiang Victoria University P.O. Box 14428, MCMC Melbourne, Vic 8001, Australia Email: jq@cabsav.vu.edu.au Thomas A.
More informationDC Link Capacitor Voltage Balance and Neutral Point Stabilization in Diode Clamped Multi Level Inverter
IJCTA, 9(9), 016, pp. 361-367 International Science Press Closed Loop Control of Soft Switched Forward Converter Using Intelligent Controller 361 DC Link Capacitor Voltage Balance and Neutral Point Stabilization
More informationAnalysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM
Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM Akhila A M.Tech Student, Dept. Electrical and Electronics Engineering, Mar Baselios College of Engineering and Technology,
More informationStudy of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor
Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Pinky Arathe 1, Prof. Sunil Kumar Bhatt 2 1Research scholar, Central India Institute of Technology, Indore, (M. P.),
More informationA New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity
A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity Prakash Singh, Dept. of Electrical & Electronics Engineering Oriental Institute of Science & Technology Bhopal,
More informationCOMPARISON BETWEEN FIVE-LEVEL FLYING CAPACITOR STRUCTURES
Électronique et transmission de l information COMPARISON BETWEEN FIVE-LEVEL FLYING CAPACITOR STRUCTURES LUCIAN PARVULESCU 1, DAN FLORICAU, MIRCEA COVRIG Key words: Multilevel structures, Power losses,
More informationIJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online): 2321-0613 Total Harmonic Distortion Analysis of Diode Clamped Multilevel Inverter with Resistive
More informationReducing Circulating Currents in Interleaved Converter Legs under Selective Harmonic Elimination Pulse-width Modulation
Reducing Circulating Currents in Interleaved Converter egs under Selective Harmonic Elimination Pulse-width odulation Georgios Konstantinou (1), Josep Pou (1),(2) Gabriel J. Capella (2), Salvador Ceballos
More informationA Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems
A Five-Level Single-Phase Grid-Connected Converter for Renewable Distributed Systems V. Balakrishna Reddy Professor, Department of EEE, Vijay Rural Engg College, Nizamabad, Telangana State, India Abstract
More informationReduction in Total Harmonic Distortion Using Multilevel Inverters
Reduction in Total Harmonic Distortion Using Multilevel Inverters Apurva Tomar 1, Dr. Shailja Shukla 2 1 ME (Control System), Department of Electrical Engineering, Jabalpur Engineering College, Jabalpur,
More informationAEIJST - July Vol 3 - Issue 7 ISSN A Review of Modular Multilevel Converter based STATCOM Topology
A Review of Modular Multilevel Converter based STATCOM Topology * Ms. Bhagyashree B. Thool ** Prof. R.G. Shriwastva *** Prof. K.N. Sawalakhe * Dept. of Electrical Engineering, S.D.C.O.E, Selukate, Wardha,
More informationHigh Efficiency Single Phase Transformer less PV Multilevel Inverter
International Journal of Emerging Engineering Research and Technology Volume 1, Issue 1, November 2013, PP 18-22 High Efficiency Single Phase Transformer less PV Multilevel Inverter Preethi Sowjanya M.Tech,
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2016 March 10(3): pages 152-160 Open Access Journal Development of
More informationThree-Level Shunt Active Filter Compensating Harmonics and Reactive Power
Three-Level Shunt Active Filter Compensating Harmonics and Reactive Power L. Zellouma and S. Saad Laboratoire des Systèmes Electromécaniques, University of Badji Mokhtar-Annaba-Algeria Emails: saadsalah2006@yahoo.fr,
More informationTHREE-LEVEL COMMON-EMITTER CURRENT-SOURCE POWER INVERTER WITH SIMPLIFIED DC CURRENT-SOURCE GENERATION
Journal of Engineering Science and Technology Vol. 13, No. 12 (2018) 4027-4038 School of Engineering, Taylor s University THREE-LEVEL COMMON-EMITTER CURRENT-SOURCE POWER INVERTER WITH SIMPLIFIED DC CURRENT-SOURCE
More information15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE ABSTRACT
ISSN 225 48 Special Issue SP 216 Issue 1 P. No 49 to 55 15-LEVEL CASCADE MULTILEVEL INVERTER USING A SINGLE DC SOURCE HASSAN MANAFI *, FATTAH MOOSAZADEH AND YOOSOF POUREBRAHIM Department of Engineering,
More informationComparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods
International Journal of Engineering Research and Applications (IJERA) IN: 2248-9622 Comparison of 3-Phase Cascaded & Multi Level DC Link Inverter with PWM Control Methods Ch.Anil Kumar 1, K.Veeresham
More informationDesign of an Optimized Modulation for AC-DC Harmonic Immunity in VSC HVDC Transmission
IOSR Journal of Electrical and Electronics Engineering (IOSRJEEE) ISSN: 2278-1676 Volume 2, Issue 3 (Sep-Oct. 2012), PP 40-49 Design of an Optimized Modulation for AC-DC Harmonic Immunity in VSC HVDC Transmission
More informationRipple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives and Non- Linear Load System
Ripple Reduction Using Seven-Level Shunt Active Power Filter for High-Power Drives and Non- Linear Load System #1 B. Gopinath- P.G Student, #2 Dr. Abdul Ahad- Professor&HOD, NIMRA INSTITUTE OF SCIENCE
More informationInternational Journal of Advance Engineering and Research Development
Scientific Journal of Impact Factor(SJIF): 3.134 International Journal of Advance Engineering and Research Development Volume 2,Issue 5, May -2015 e-issn(o): 2348-4470 p-issn(p): 2348-6406 Simulation and
More informationHybrid 5-level inverter fed induction motor drive
ISSN 1 746-7233, England, UK World Journal of Modelling and Simulation Vol. 10 (2014) No. 3, pp. 224-230 Hybrid 5-level inverter fed induction motor drive Dr. P.V.V. Rama Rao, P. Devi Kiran, A. Phani Kumar
More informationIMPROVED TRANSFORMERLESS INVERTER WITH COMMON-MODE LEAKAGE CURRENT ELIMINATION FOR A PHOTOVOLTAIC GRID-CONNECTED POWER SYSTEM
IMPROVED TRANSFORMERLESS INVERTER WITH COMMON-MODE LEAKAGE CURRENT ELIMINATION FOR A PHOTOVOLTAIC GRID-CONNECTED POWER SYSTEM M. JYOTHSNA M.Tech EPS KSRM COLLEGE OF ENGINEERING, Affiliated to JNTUA, Kadapa,
More informationMMC based D-STATCOM for Different Loading Conditions
International Journal of Engineering Research And Management (IJERM) ISSN : 2349-2058, Volume-02, Issue-12, December 2015 MMC based D-STATCOM for Different Loading Conditions D.Satish Kumar, Geetanjali
More informationPerformance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive
Performance Analysis of Switched Capacitor Three Phase Symmetrical Inverter Topology with Induction Drive KATURI MAHESH M-tech Student Scholar Department of Electrical & Electronics Engineering, Malla
More informationIntelligence Controller for STATCOM Using Cascaded Multilevel Inverter
Journal of Engineering Science and Technology Review 3 (1) (2010) 65-69 Research Article JOURNAL OF Engineering Science and Technology Review www.jestr.org Intelligence Controller for STATCOM Using Cascaded
More informationVOLTAGE CONTROL OF THREE-STAGE HYBRID MULTILEVEL INVERTER USING VECTOR TRANSFORMATION
VOLTAGE CONTROL OF THREE-STAGE HYRID MULTILEVEL INVERTER USING VECTOR TRANSFORMATION M. N. Abdul Kadir *, S. Mekhilef *, M. Nakaoka * Department of Electrical Engineering, University of Malaya, Kuala Lumpur,
More informationDESIGN AND ANALYSIS OF H-BRIDGE CASCADED ASYMENTRIC MULTILEVEL INVERTER FOR SINGLE PHASE INDUCTION MOTOR DRIVES
Int. J. Engg. Res. & Sci. & Tech. 2015 xxxxxxxxxxxxxxxxxxxxxxxx, 2015 Research Paper ISSN 2319-5991 www.ijerst.com Special Issue, Vol. 1, No. 2, April 2015 2 nd National Conference on Recent Advances in
More informationSPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE
SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE A. Maheswari, Dr. I. Gnanambal Department of EEE, K.S.R College of Engineering, Tiruchengode,
More informationSingle-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System
Single-Phase Nine-Level Grid-Connected Inverter for Photo-Voltaic System Mr.R.V.Ramesh Babu 1 Dr.S.Satyanarayana 2 1 DP.G Student,Department of EEE,VRS & YRN Engineering College,Chirala,Andhrapradesh,India
More informationA New Network Proposal for Fault-Tolerant HVDC Transmission Systems
A New Network Proposal for Fault-Tolerant HVDC Transmission Systems Malothu Malliswari 1, M. Srinu 2 1 PG Scholar, Anurag Engineering College 2 Assistant Professor, Anurag Engineering College Abstract:
More informationHigh Current Gain Multilevel Inverter Using Linear Transformer
High Current Gain Multilevel Inverter Using Linear Transformer Shruti R M PG student Dept. of EEE PDA Engineering College Gulbarga,India Mahadevi Biradar Associate professor Dept. of EEE PDA Engineering
More informationOriginal Article Development of multi carrier PWM technique for five level voltage source inverter
Available online at http://www.urpjournals.com Advanced Engineering and Applied Sciences: An International Journal Universal Research Publications. All rights reserved ISSN 2320 3927 Original Article Development
More information