PART V. PLL FUNDAMENTALS 1

Size: px
Start display at page:

Download "PART V. PLL FUNDAMENTALS 1"

Transcription

1 all-017 Joe Slva-Martnez PART. PLL UNDAMENTALS 1 The phae locked loop a very popular crcut ued n many dfferent applcaton; e.g. frequency ynthezer, M and phae demodulator, clock and data recovery ytem, clock ynchronzaton, etc. PLL have the ablty to extract gnal n a very noy envronment. It fundamental component are the phae detector, loop flter and voltage controlled ocllator. Although th a non-lnear crcut operatng wth large gnal, t typcally lnearzed and analyzed n the phae doman rather than n the frequency repone. In the followng mple analy, we aume that the loop n teady tate and the frequency of both ncomng gnal and CO the ame. The only potental error n th cae a phae error, hence the loop analyzed for phae gnal. Important parameter uch a noe performance, trackng range and lockng range are decrbed n the followng ecton. Steady tate analy. If the phae detector an deal multpler, and f the loop gan very hgh uch that the error gnal mall, and f the hgh frequency component generated by the multplcaton of the nput gnal, then the followng mplfed 1. M. Gardner, Phae Lock Technque, Wley, New York, nd edton, R. E. Bet, Phae Locked Loop: Theory, Degn and Applcaton, McGraw Hll, New York, M. S. Yuan and C.. Wang, PLL Crcut, chapter 51 n The Crcut and lter Handbook, Wa- a Chen, CRC-Pre, nd edton,

2 all-017 Joe Slva-Martnez equvalent crcut can be ued for the analy of the PLL. Pleae be aware of all thoe mplfcaton n the analy, be cautou wth the nterpretaton of the reult. Phae Detector. Neglectng the hgh order term, we have v v LO LO R co t n LO Rt O or an deal analog multpler wth a multplcaton factor, we have v LO LO R R co n t n t LO t co R O LO R O R LO t O If LO~R, the loop cloe to t teady tate, and f the loop flter reduce further the hgh frequency component, the phae detector output then gven by the followng expreon: v n R LO t O Only f the loop operatng n teady tate, LO~R, and for mall phae error 0 < (mall gnal analy) the output of the phae detector can be approxmated a v n O 0 Th term compoed by a tatc term and the gnal error e=0; actually the mall gnal gan of the phae detector. Loop flter. The purpoe of th flter to provde hgh n-band gan, proper locaton of compenatng pole-zero to guarantee loop tablty and to flter out the hgh - -

3 all-017 Joe Slva-Martnez frequency component reultng of the phae/frequency comparon. If LO~R, the loop cloe to t teady tate, and t can be analyzed for phae repone only. The flter can be repreented n the -doman by ung the regular frequency tranfer functon, H() to be dcued n the followng ecton. oltage controlled Ocllator (CO). The voltage controlled ocllator mut be properly modeled. In a frt approxmaton, the CO a voltage to frequency converter that can be repreented by the followng equaton: LO LP Typcal CO tranfer charactertc: O LO LP t O LO LP t Where LO the free runnng frequency and LP(t) the control voltage. the CO gan gven n rad/ec-. a very mportant parameter that gve u a lot of nformaton; typcal ntegrated R CO have gan value n the range of MHz/ (actually th value multpled by ). Therefore you have an f-varaton of 100 khz per m appled to CO control termnal; evdently the nput referred noe level (embedded n LP) mut be mall enough not to generate large varaton n the frequency of the LO. If LP(t) corrupted wth noe n(t) then - 3 -

4 all-017 Joe Slva-Martnez O LO t nt t nt LP LO LP To make the ytem le entve to noe, very large CO gan factor are typcally avoded unle you can guarantee extremely mall nput referred noe fgure. The CO phae defned a the ntegral of the frequency; then t follow that O LO t LP t dt In th equaton, 0 the free runnng frequency, and theoretcally t not changng n tme, then for phae analy t condered a a tme nvarant quantty; th however not true n real mplementaton but tll frequency drft are uually mall to affect ytem tablty unle the free runnng frequency goe beyond the frequency range of nteret. Although 0 can not be elmnated from 0, when the ytem locked, 0= and thoe term get cancelled at the output of the phae detector; therefore, 0 uually the carrer frequency and doe not play a qute relevant role on PLL dynamc. In the frequency doman, and for ac phae varaton, the CO phae tranfer functon can then be repreented by an ntegrator a follow O LP rom the prevou mplfcaton we can contruct the equvalent teady tate phaerepreentaton crcut for the phae-locked loop ytem a follow: Phae detector e = - 0 Loop flter CO () () e 0 S 0-4 -

5 all-017 Joe Slva-Martnez Notce n th plot that nput and output are phae gnal. Although th a very mple repreentaton, we can clearly dentfy the relevant PLL parameter; we have to ue our flter knowledge for the nterpretaton of the fundamental loop properte. The frt one to be dcued the phae tranfer functon defned a o 1 Loop gan defned a A loop In cae the loop flter an allpa, ()=0, the loop gan follow the hape of the CO tranfer functon and the loop alway table nce the ytem a ngle-pole. Notce that the CO ntroduce pole at the orgn, a a reult of th, the loop gan at DC nfnte, unle () preent a zero at dc whch not the cae for all practcal crcut. Infnte dc open loop gan a very derable feature nce for cloed loop tranfer functon the error nverely proportonal to t open-loop gan. It expected then to have zero error at dc. A very mportant parameter the error tranfer functon; t can be defned n everal way, but the mot popular one defned below: e o o A loop A expected, for a frt order loop the error functon very mall at low-frequence. The nterpretaton of th reult that the output track very well the nput at very low - 5 -

6 all-017 Joe Slva-Martnez frequence, but the loop looe th ablty when the frequency of the phae varaton approache the pole frequency 0. In order to get ome nght let u conder the pecal cae that ()=(0). Then the loop gan, tranfer functon and error tranfer functon can be ealy plotted a hown below. () A loop (0) o / e / (0) Notce that the unty gan frequency of the loop gan gven by U=(0); th an mportant parameter nce th the bandwdth of the cloed loop gnal tranfer functon. The phae tranfer functon unty only at very low frequence; for frequence cloe to U the phae error ncreae dratcally. At hgh frequency, the phae tranfer functon goe to zero, whch ndcate that the output phae not longer followng the nput phae. Notce that the error unacceptable at hgh frequence; th may not be an ue becaue the PLL operate a a lowpa flter for hgh frequency phae noe. A major ue f the flter removed that the -3dB frequency of the gnal tranfer functon equal to the loop tranfer functon. On top of that, the hgh frequency component are not uppreed, and mot probably the PLL performance wll be unacceptable, and the loop wll not be able to lock n frequency; thee effect wll be clear n the followng ubecton. Bottom lne, the loop flter can not be elmnated! If the phae error mut be wthn 1 degree, for ntance, the n-band phae error mut be le than 1/57 (error n rad/ec = error n degree*/180 ~ error n degree/57). Hence loop gan mut be larger than 60 for the dered (entre) frequency range. Notce that the - 6 -

7 all-017 Joe Slva-Martnez noe bandwdth (untl unty gan frequency) around 60 tme greater than the bandwdth where the error wthn the pec. THE LOOP BANDWIDTH MUST BE INCREASED AS MUCH AS POSSIBLE TO INCREASE THE LOCING RANGE, BUT AT THE SAME TIME THE PLL IS MORE SENSITIE TO NOISE. HIGHER ORDER LOOPS ALLEIATE THIS ISSUE, BUT.. Wthout a loop flter there are not enough varable to optmze the PLL performance. To optmze the PLL performance t requred to ncreae the loop gan a much a poble wthn the dered bandwdth, and to lmt the bandwdth a much a you can to uppre both noe and hgh frequency harmonc. SECOND-ORDER PLL. A a econd example, let u conder the cae of ung a frt order lowpa flter wth one pole and one zero. The flter needed for the uppreon of the hgh frequency component reultng from the mxer. If the zero not ncluded we do not need to do any major analy, the PLL POTENTIALLY untable or the flter uele (Why?). Th wll be evdent n the followng analy. If the flter ha the followng tranfer functon 1 1 P Then the loop gan become A loop 1 1 P - 7 -

8 all-017 Joe Slva-Martnez where flter DC gan. The phae tranfer functon lead to o P P P P rt at all, notce n th equaton that the zero at nfnty lead to a typcal lowpa tranfer functon. If zero located at very hgh frequence and p placed below () then the phae margn poor, leadng to large Q-factor. On the other hand, f the pole located at hgh frequence the flter uele! Notce that the zero can not be very cloe to the unty gan frequency otherwe overhoot and rngng wll appear n the repone of the PLL. Notce that the noe performance even wore f the zero located at lower frequency than the pole. On top of that, hgh frequency pole ntroduce negatve exce phae that mght make the ytem untable. A LOOP Untable Stable And o what, what are the beneft of havng a flter wth a pole-zero par? rt at all, we aume that both the pole and zero are located below U. Due to the nherent pole at the orgn due to the CO, the phae tranfer functon become the typcal one of a econd order functon. A aforementoned, t advable to keep the Q factor of the pole below - 8 -

9 all-017 Joe Slva-Martnez under all cae. The beneft of the pole-zero are evdent f the gnal and error tranfer functon are condered: e o 1 P P P The error tranfer functon ha one zero at the orgn and another one at. Snce the unty gan frequency reduce, the noe preent at the nput reduced by the lower loop bandwdth. At very low frequence, the phae error mlar to the cae when the flter removed, but the PLL mght be tablzed. TYPICAL LOOP ILTER. A better oluton hould ncreae the low frequency loop gan and to reduce the bandwdth cloe to the dered bandwdth aurng enough phae margn. I t poble? If o, what hould be the hape of the flter tranfer functon? The frt order tranfer functon that atfe thoe condton preent a pole at very low frequence (preferably at DC) wth a zero located cloe to the unty gan frequency n order to mnmze noe bandwdth. The tranfer functon gven n the followng expreon: 1 Th flter ha a very large low-frequency gan, ncreang even further the loop gan, reultng n very low phae error. Then the loop gan A loop 1-9 -

10 all-017 Joe Slva-Martnez And the phae tranfer functon lead to o Some mportant obervaton are: The loop reonant frequency ndependent of the locaton of the zero. The zero control the loop qualty factor. In mot of the control book the factor 0 (=BW) ued. Notce that Q The zero allow u to ncreae the cloed loop bandwdth nce t not affectng 0 but only Q (qute mportant property). I th, however, property mprovng loop performance? Before you make any concluon, pleae check the error functon!

11 all-017 Joe Slva-Martnez Loop gan a functon of or /0 = 1, the loop bandwdth ncreae further! I th an advantage or not? The advantage of the econd order functon hould be evdent f the error functon condered. The error tranfer functon can be computed a: e Th tranfer functon correpond to a clac econd-order hgh-pa tranfer functon where ) Cut-off frequency (n=( ) 1/ ) ndependent of the locaton of the ) zero lter-q (tablty) controlled by the zero; notce that f very large, the pole became complex conjugate wth larger maller real part and larger

12 all-017 Joe Slva-Martnez ) v) magnary part; e.g. pule repone wth hgher rngng and longer ettlng tme. Hgh frequency zero may lead to peakng n error functon! Thnk about th ue! In-band error functon further attenuated (lope -40 db/dec at low frequence). Error ~ 1% for /0<

13 all-017 Joe Slva-Martnez A LOOP BW Error that can be tolerated -0/dec BW -40/dec Error Gan Notce that loop bandwdth can be greater than noe bandwdth f the frequency f the flter properly located. On top of that, the error tranfer functon decreae wth an lope of -40 db/dec; whch mean that for gan error of 0.01 (-40 db) you looe only 1 decade of bandwdth; compare t wth the prevou cae! It make ene to thnk n a thrd order ytem wth 3 pole at very low frequency (loop flter wth two pole and two zero, n t t?). More properte of th knd of loop flter wll be dcued n the followng ecton. Noe properte of PLL. PLL are uually ued to clean noy nput gnal. In th ecton, we aume that the ncomng gnal noy wth a pectral noe denty gven by N0 /Hz. Snce th noe goe drectly to the mxer, and nce the hgh frequency component are fltered-out, the mot mportant noe located around the ncomng frequency. In ome book t repreented a follow: v n N 0 co t The overall PLL nput then compoed by the ncomng gnal plu the nput referred noe

14 all-017 Joe Slva-Martnez v n t N co t co 0 Remember that th repreentaton ued jut to emphaze that relevant nput noe located around the frequency of the ncomng gnal. It certanly better to repreent the noe component around = a v n N 0. Notce that 1/ No the RMS value of the pectral noe denty preent at the nput of the PLL. Th gnal modulated by the CO output gnal, then the gnal at the output of the phae detector become: v d m m v n o co ot o t Noco t co * co t * o o o After neglectng the hgh frequency term, t can be hown that the remanng low frequency component are: v d m O n 0 N 0 More detal are gven n cla! Notce that for the noe modulaton the phae not condered nce the noe a random varable. The gnal and noe are better compared f we put th equaton n the followng form: v d mo n N 0 0 Th equaton qute mportant nce the nformaton uually embedded n the phae of the nput gnal. WHEN THE SYSTEM IS LOC, AND I THE DC LOOP GAIN IS

15 all-017 Joe Slva-Martnez LARGE ENOUGH, then the phae at the output of the phae detector can be approxmated by the followng qute relevant expreon: v d m O 0 N 0 or th equaton we aumed: PLL locked and phae error mall uch that n(phae)~phae. Neverthele, we would lke to emphaze that the phae detector output a non-lnear m O functon of the phae dfference: v n d The noe that folded-back to low frequence the one that around the frequency of the ncomng gnal. A you can notce, low frequency noe not a major ue here. Let u to defne the nput gnal to noe rato (neglectng all other noe ource), SNRnput, at the output of the loop flter a: 0 N 0 SNR N BW 0 df In th equaton we are uppong that the loop tracked and that the ncomng gnal n-band. Another way of lookng th SNR conderng the cae of two nput gnal: gnal and noe gven by the followng equaton

16 all-017 Joe Slva-Martnez n t No n tco No co tn No co t Non t We aumed that N 0 1. Th a very mportant reult that relate ampltude gnal (noe n th cae) nto phae gnal; magntude to phae converon. or mall noe gnal, the followng approxmaton hold: co or t Non t n t No co t Non t No n t Th equaton wll be frequently ued! Work yourelf the cae when the noe located at +! or thermal noe only, th equaton reult n SNR 4N 0 BW df Input phae varance approxmately gven by 1/( SNRnput). n 0 BW N df

17 all-017 Joe Slva-Martnez We alo aumed that the CO output tme nvarant, whch not the cae nce the noe hould modulate the CO, and t phae wll vare randomly. The effect of the noe at the output of the phae detector can be modeled a follow: N eq e = ( - 0 )+N eq Loop flter CO () () e 0 S 0 Input and nternal noe: General reult. Let conder the PLL wth noe at the nput and addtonal noe beng njected at the nput of the CO. The econd noe component can be generated by the flter or by upply noe reflected nto th node. n +n 1 D () 0 S 0 The cloed-loop noe tranfer functon are gven by the followng expreon: o n 1 If the followng flter ued

18 all-017 Joe Slva-Martnez Then n n n o Where n n ; The unty gan frequency C can be obtaned from the followng condton: 1 1 C n C n C Whch can be approxmated for mot practcal cae a: n C

19 all-017 Joe Slva-Martnez A loop o / z C n =(0) e / A dcued n the prevou ecton, the phae noe gven a n 0 BW N df Hence, ncreae he ampltude of the ncomng gnal and bandwdth hould be reduced a much a poble. or the nternal noe ource, the tranfer functon o n T. Lee, The Degn of CMOS Rado requency Integrated Crcut, Cambrdge Unverty Pre,

20 all-017 Joe Slva-Martnez n D () 0 S 0 or the ame type of flter a before (pole at DC and zero at ) the nternal noe tranfer functon yeld; o n n n If n condered a an tep noe, produced by the wtchng of the reference clock for ntance, then oe t t e nh 1 n n n 1 t the ntantaneou frequency varaton due to the ntantaneou nput tep. The phae noe the ntegral of the frequency varaton. The maxmum phae devaton produced by n can be obtaned by takng the dervatve of the output phae error and equatng t wth zero. The reult of d( oe )/dt =0 rather complex, but t can be hown that for mall dampng factor (Q>1) the maxmum phae error can be approxmated a: oe max C - 0 -

21 all-017 Joe Slva-Martnez THE PHASE DEIATION CAN BE MINIMIED I AND ONLY I: THE GAIN O THE CO IS REDUCED, THEN MINIMIED. IS Le entve to nternal Noe C C0 HE ILTER BANDWIDTHC MUST BE MAXIMIED! But external noe ncreae Degn trade-off and optmzaton requred. It nteretng to undertand better th lat condton. When the noe tep appear at the CO nput, t frequency change ntantaneouly, and the phae follow th varaton (ntegral of frequency varaton). The phae varaton appear at the nput of the loop flter, and t nverted and ntegrated agan there. After th, the correctng gnal tart to compenate the tep nput. The larger the tme contant of the loop, the larger the output phae error, nce the correctng gnal need at leat a loop tme contant to compenate for t. If the correctng gnal not rapdly generated, the phae error ncreae wth tme a a reult of the nput noe. Th effect llutrated n the followng fgure

22 all-017 Joe Slva-Martnez t 0 t 0 n - 0 D () 0 t 0 - -

23 all-017 Joe Slva-Martnez TRACING PROCESS. The trackng proce drectly related wth the tranent repone of any ytem. If the nput gnal change (mpule, tep, ramp, etc.) the queton : can the PLL output track (follow) thee varaton? Th proce mlar to what happen wth an amplfer: the lew rate repreent the maxmum peed of the OPAMP; any gnal whoe varaton are beyond th lmt wll be track by the amplfer degradng dratcally ytem performance. In a frt approxmaton, the trackng proce can be explaned by ung the lnear model of the PLL. The trackng proce explaned baed on both gnal and error tranfer functon. Another mportant apect of trackng the tuaton where the nput gnal mooth but uddenly there a dturbance uch a an pke at the nput; the ytem may lot track and to return back to the tate the ytem requre ome tme, uually 4-5 tme contant n the cae of frt order ytem and 4-5 tme the 1/BW (BW=n when the pole are complex conjugate). The PLL fundamental equaton are repeated here for convenence: o 1 e o rom thee equaton you can fnd f the crcut table under teady tate condton (for a nuodal nput gnal long tme after any tranent). The tablty alo teted by applyng an mpule or pule at the nput and analyzng the ytem repone n tme; th actually more commonly ued than the analy baed on frequency repone and Laplace tranform

24 all-017 Joe Slva-Martnez STEP RESPONSE AND SETTLING (TRACING) ERROR. or the cae of a tep varaton n phae (mpule varaton n frequency), then we have that or ut Th one of the mot relevant cae to tudy nce many communcaton ytem employ Phae ey Modulaton cheme that employ puled phae varaton for the repreentaton of the gnal. A an example, the expreon n=mn(ot+m*/4) correpond a 4-phae PS ytem: M a bt word wth value 1, 3, 5, 7 that change wth every baeband clock perod. Let u conder the cae of a phae tep at the nput; hence o and the error (for th pecfc nput) become e Obvouly the performance of the PLL trongly depend on the flter tranfer functon. If we do not ue any flter (()=1 and gnorng the effect of the hgh frequency - 4 -

25 all-017 Joe Slva-Martnez component generated by the mxer) for ntance, the phae output ha a pole at the orgn and another one that depend on the other PLL parameter. Snce the phae gan nfnte at DC, hence huge output phae varaton are produced. The phae error ha a knd of lowpa lke tranfer functon wth ngle pole, one of them located at DC. Notce that phae error zero at very hgh frequence only, other than that you have error. An nteretng queton that can not be anwered by ung frequency analy : f you apply a tep at the nput, what the error when the loop ettle? The anwer traghtforward f you ue the fnal value theorem of the Laplace Tranform: lm t e t lm 0 e Ung th theorem for the output phae n cae there the loop flter (() contant (no flter), yeld; lm t o t 0 lm Hence the output phae ettle to the proper value after a tranent, and the PLL output able to track the nput. You can alo ealy ee that the error phae eventually goe to zero when the loop ettle. What th expreon do not tell u how long take for the ytem to ettle! rom our fundamental on Control theory, for the loop wth a ngle pole located at P=(), wth () contant, the ettlng error follow the equaton e -p t. The ettlng error under 0.5% for t>5/p. In general, for obtanng th reult you have to do tme doman analy. IMPORTANT (MOST PRACTICAL) CASE: If the loop flter ha the followng tranfer functon: - 5 -

26 all-017 Joe Slva-Martnez Notce that the flter gan at DC nfnte, and at hgh frequence t determned by. The loop tep repone (mpule frequency repone) gven by o Ung the fnal value theorem t can be een that the loop ettle to the fnal value equal to the nput phae tep. Hence, after the tranent, the output wll track the nput whenever a phae tep appled at the PLL nput. The error functon become e rom th expreon t evdent that after ettlng the phae error zero. On the other hand, the error ha a bandpa lke tranfer functon, wth a zero at dc; whch bacally mean that after the tep appled, f the phae unchanged the error vanhe n tme. RAMP RESPONSE AND SETTLING ERROR. The mot practcal applcaton ue phae or frequency modulaton, hence the nput frequency could uddenly change n tme. The PLL hould be able to ettle properly under thee condton a well. Actually very relevant that the ytem ettle to the deal fnal value, but t equally mportant to ettle wthn the allocated tme frame. Tme for ettlng wll be covered n the next ecton

27 all-017 Joe Slva-Martnez A tep n frequency mean that the nput frequency change accordng to the followng expreon: fn f0 f ut Therefore the phae varaton can be repreented by the followng tme-doman equaton: t In the frequency doman th ramp equaton repreented (ung the Laplace tranform of the ramp) a follow: Ung th expreon and a loop flter wth a pole at DC and a zero t can be hown that the output phae can be obtaned a o Ung the fnal value theorem t can be een that the loop output goe to nfnte when t approache nfnte (reaon for that?). I th correct or not? If th n unclear, alway conder the error functon to get better nde on th ue! - 7 -

28 all-017 Joe Slva-Martnez or the ramp phae nput, the error functon become e Notce n th equaton that after ettlng the error tll zero! The fnal value lead to 0 0 t m l t e lm Th reult ugget that the PLL hould tll be able to track the nput gnal. or the cae of a frequency ramp uch a t n 0, the equvalent nput phae 3 or t t n n Hence 0 m l t e lm 0 t Notce n th equaton that after ettlng the error not zero! And o what?

29 all-017 Joe Slva-Martnez ey obervaton: lm e t t l m 0 0 AN IMPORTANT CONCLUSION IS THAT, WITH THIS LOOP, I YOU APPLY A PHASE STEP YOU ALWAYS HAE A PHASE ERROR ATER SETTLING. IN OTHER WORDS, THE SECOND ORDER PLL IS NOT ABLE TO OLLOW THE INPUT: NOTICE THAT THE PHASE ARIATION IS QUADRATIC IN TIME! THE PHASE ERROR IS HOWEER MINIMIED I THE LOOP BANDWIDTH IS INCREASED AS MUCH AS POSSIBLE. IMPLICATIONS ON NOISE PERORMANCE? USUALLY NOISE LEEL INCREASES WITH THE SQUARE ROOT O THE LOOP BANDWIDTH IS THE INPUT NOISE DOMINANT I YOU INCREASE THE LOOP BANDWIDTH? o IS THIS THE REASON WHY MANY ENDORS USE EXTERNAL REERENCES (CLEAN) OR THEIR CLOC AND DATA RECOERY SYSTEMS? o IS THIS THE REASON WHY THE LOOP BANDWIDTH IN MOST O THE PRACTICAL PLLS IS UNDER 1 MH? - 9 -

30 all-017 Joe Slva-Martnez ey obervaton: lm e t t lm 0 Phae error nverely proportonal to the flter gan ; notce that the hgh frequency gan of the flter lm t th mot probably the only parameter that you can optmze for better performance. and are lnked to other crtcal loop parameter and uually you do not have enough flexblty to change them. Therefore, ncreae a much a you can, th condton uually lead to extremely large capactor! Even n the range of n! lmted by loop bandwdth: there a trade-off between error and noe floor! Notce that another DC pole needed, otherwe the phae error ncreae dratcally, epecally for S modulaton cheme!

31 all-017 Joe Slva-Martnez What the beneft f you ue a econd order flter? Can we add the pole at DC or at a frequency P. What the beneft or drawback when the extra pole added? Thnk about t. Let u conder the followng flter: P P Notce that n order to tablze the ytem, the followng condton mut be atfed: P>U> where U the unty gan frequency. An advantage of th topology that the hgh-frequency noe further attenuated by the 3-pole ytem. or th flter and conderng the cae of a frequency ramp, the loop repone can be obtaned a P P P P The phae error functon become: P P P P e 3 3 If the ntal value theorem ued, t can be hown that the fnal value of the phae error zero. We mut double check ytem tablty and ettlng tme. Thee parameter wll force you to elect a very large value for P.

32 all-017 Joe Slva-Martnez OPEN QUESTION: Can you degn a loop flter uch that the phae error zero for frequency ramp and alo gve you better performance for n-band gnal? Try to fnd the flter tranfer functon and flter realzaton for th condton! Sytem performance f the loop flter ha the followng tranfer functon? What about mplementng the followng flter tranfer functon? 1 Potental mplementaton? In th cae t n 0 Therefore the phae varaton can be repreented by the followng equaton: t Th quadratc equaton can be repreented n the frequency doman a follow: 3-3 -

33 all-017 Joe Slva-Martnez Ung th expreon and a loop flter wth a pole at DC and a zero t can be hown that the output phae can be obtaned a o 3 How we can enure that phae error mall? What knd of cloed-loop tranfer functon needed?

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 4 PID Controller

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 4 PID Controller CAIRO UNIVERSITY FACULTY OF ENGINEERING ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 00/0 CONTROL ENGINEERING SHEET 4 PID Controller [] The block dagram of a tye ytem wth a cacade controller G c () hown

More information

IDENTIFICATION OF THE PARAMETERS OF MULTI-MASS DIRECT DRIVE SYSTEM

IDENTIFICATION OF THE PARAMETERS OF MULTI-MASS DIRECT DRIVE SYSTEM Prace Naukowe Intytutu Mazyn, Napędów Pomarów Elektrycznych Nr 66 Poltechnk Wrocławkej Nr 66 Studa Materały Nr 32 202 Domnk ŁUCZAK* dentfcaton of the mechancal reonance frequence, pectral analy, Fourer

More information

Centralized PID Control by Decoupling of a Boiler-Turbine Unit

Centralized PID Control by Decoupling of a Boiler-Turbine Unit Proceedng of the European Control Conference 9 Budapet, Hungary, Augut 6, 9 WeA6. Centralzed PID Control by Decouplng of a BolerTurbne Unt Juan Garrdo, Fernando Morlla, and Francco Vázquez Abtract Th paper

More information

Resonance Analysis in Parallel Voltage-Controlled Distributed Generation Inverters

Resonance Analysis in Parallel Voltage-Controlled Distributed Generation Inverters Reonance Analy n Parallel Voltage-Controlled Dtrbuted Generaton Inverter Xongfe Wang Frede Blaabjerg and Zhe Chen Department of Energy Technology Aalborg Unverty Pontoppdantraede 11 922 Aalborg Denmark

More information

EE 215A Fundamentals of Electrical Engineering Lecture Notes Resistive Circuits 10/06/04. Rich Christie

EE 215A Fundamentals of Electrical Engineering Lecture Notes Resistive Circuits 10/06/04. Rich Christie 5A Introducton: EE 5A Fundamental of Electrcal Engneerng Lecture Note etve Crcut 0/06/04 ch Chrte The oluton of crcut wth more than two element need a lttle more theory. Start wth ome defnton: Node pont

More information

Adaptive Hysteresis Band Current Control for Transformerless Single-Phase PV Inverters

Adaptive Hysteresis Band Current Control for Transformerless Single-Phase PV Inverters Adaptve Hytere Band Current Control for Tranformerle Sngle-Phae Inverter Gerardo Vázquez, Pedro Rodrguez Techncal Unverty of Catalona Department of Electrcal Engneerng Barcelona SPAIN gerardo.vazquez@upc.edu

More information

Fractional Order PID Controller Tuning by Frequency Loop-Shaping: Analysis and Applications

Fractional Order PID Controller Tuning by Frequency Loop-Shaping: Analysis and Applications Fractonal Order PID ontroller Tunng by Frequency oop-shapng: Analy and Applcaton hald Saleh 1, Mohammad T. Haweel,* Department of Electrcal Engneerng, Shaqra Unverty, P.O. 11911, Dawadm, Ar Ryadh, SA.

More information

Single-Phase voltage-source inverter TUTORIAL. Single-Phase voltage-source inverter

Single-Phase voltage-source inverter TUTORIAL. Single-Phase voltage-source inverter TUTORIAL SnglePhae oltageource nerter www.powermtech.com Th tutoral ntended to how how SmartCtrl can be appled to degn a generc control ytem. In th cae, a nglephae oltageource nerter wll ere a an example

More information

One-Stage and Two-Stage Schemes of High Performance Synchronous PWM with Smooth Pulse-Ratio Changing

One-Stage and Two-Stage Schemes of High Performance Synchronous PWM with Smooth Pulse-Ratio Changing One-Stage and Two-Stage Scheme of Hgh Performance Synchronou PWM wth Smooth Pule-Rato Changng V. Olechu Power Engneerng Inttute Academy of Scence of Moldova hnau, Republc of Moldova olechuv@hotmal.com

More information

Performance specified tuning of modified PID controllers

Performance specified tuning of modified PID controllers 20702, CJ Performance pecfe tunng of mofe PID controller It nteretng to notce that the vat majorty of controller n the nutry are proportonalntegralervatve (PID) controller or mofe PID controller [,2].

More information

Passive Filters. References: Barbow (pp ), Hayes & Horowitz (pp 32-60), Rizzoni (Chap. 6)

Passive Filters. References: Barbow (pp ), Hayes & Horowitz (pp 32-60), Rizzoni (Chap. 6) Passve Flters eferences: Barbow (pp 6575), Hayes & Horowtz (pp 360), zzon (Chap. 6) Frequencyselectve or flter crcuts pass to the output only those nput sgnals that are n a desred range of frequences (called

More information

Introduction to Switched-Mode Converter Modeling using MATLAB/Simulink

Introduction to Switched-Mode Converter Modeling using MATLAB/Simulink Introduton to Swthed-Mode Conerter Modelng ung MATLAB/Smulnk MATLAB: programmng and rptng enronment Smulnk: blok-dagram modelng enronment nde MATLAB Motaton: But*: Powerful enronment for ytem modelng and

More information

Phase-Locked Loops (PLL)

Phase-Locked Loops (PLL) Phae-Locked Loop (PLL) Recommended Text: Gray, P.R. & Meyer. R.G., Analyi and Deign of Analog Integrated Circuit (3 rd Edition), Wiley (992) pp. 68-698 Introduction The phae-locked loop concept wa firt

More information

Hierarchical Structure for function approximation using Radial Basis Function

Hierarchical Structure for function approximation using Radial Basis Function Herarchcal Structure for functon appromaton ung Radal Ba Functon M.Awad, H.Pomare, I.Roja, L.J.Herrera, A.Gullen, O.Valenzuela Department of Computer Archtecture and Computer Technology E.T.S. Ingenería

More information

antenna antenna (4.139)

antenna antenna (4.139) .6.6 The Lmts of Usable Input Levels for LNAs The sgnal voltage level delvered to the nput of an LNA from the antenna may vary n a very wde nterval, from very weak sgnals comparable to the nose level,

More information

Chapter Introduction

Chapter Introduction Chapter-6 Performance Analyi of Cuk Converter uing Optimal Controller 6.1 Introduction In thi chapter two control trategie Proportional Integral controller and Linear Quadratic Regulator for a non-iolated

More information

Position Control of a Large Antenna System

Position Control of a Large Antenna System Poition Control of a Large Antenna Sytem uldip S. Rattan Department of Electrical Engineering Wright State Univerity Dayton, OH 45435 krattan@c.wright.edu ABSTRACT Thi report decribe the deign of a poition

More information

Propagation of Perturbed Inductor Current

Propagation of Perturbed Inductor Current Propagaton of Perturbed Inductor Current 5 v con ˆ ( k) v con V ramp ˆ ( k 1) 5 PWM modulator ample and hold the error gnal n ynchrnzaton wth the wtchng perod. ˆ ()repreenttheampled-and-helderrorgnal.

More information

NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia SPECTRAL PROCESSOR MEMO NO. 25. MEMORANDUM February 13, 1985

NATIONAL RADIO ASTRONOMY OBSERVATORY Green Bank, West Virginia SPECTRAL PROCESSOR MEMO NO. 25. MEMORANDUM February 13, 1985 NATONAL RADO ASTRONOMY OBSERVATORY Green Bank, West Vrgna SPECTRAL PROCESSOR MEMO NO. 25 MEMORANDUM February 13, 1985 To: Spectral Processor Group From: R. Fsher Subj: Some Experments wth an nteger FFT

More information

Florida State University Libraries

Florida State University Libraries Florda State Unverty Lbrare Electronc Thee, Treate and Dertaton The Graduate School 3 Advanced Iolated B-Drectonal DC- DC Converter Technology for Smart Grd Applcaton Xaohu Lu Follow th and addtonal work

More information

ECE5713 : Advanced Digital Communications. Concept of a constellation diagram. Digital Modulation Schemes. Bandpass Modulation MPSK MASK, OOK MFSK

ECE5713 : Advanced Digital Communications. Concept of a constellation diagram. Digital Modulation Schemes. Bandpass Modulation MPSK MASK, OOK MFSK ECE5713 : Advaned Dgtal Communaton In-phae and Quadrature (I&Q) Repreentaton Bandpa Modulaton MPSK MASK, OOK MFSK Any bandpa gnal an alo be repreented a ( = x( o( ω 0t ) y( n( ω 0t ) x( a real-valued gnal

More information

COMPARATIVE PERFORMANCE ANALYSIS OF SYMBOL TIMING RECOVERY FOR DVB-S2 RECEIVERS

COMPARATIVE PERFORMANCE ANALYSIS OF SYMBOL TIMING RECOVERY FOR DVB-S2 RECEIVERS COMPARATIVE PERFORMANCE ANALYSIS OF SYMBOL TIMING RECOVERY FOR DVB-S RECEIVERS Panayot Savvopoulo, Unverty of Patra, Department of Electrcal and Computer Engneerng, 6500 Patra, Greece, Phone: 30-610-996483,

More information

Active C Simulated RLC resonator

Active C Simulated RLC resonator 0 nternatonal onference on rcut, Sytem and Smulaton PST vol.7 (0) (0) AST Pre, Snapore Actve Smulated L reonator Abdul Qadr Department of Electronc Enneern NED Unverty of Enneern and Technoloy Karach,

More information

High Speed ADC Sampling Transients

High Speed ADC Sampling Transients Hgh Speed ADC Samplng Transents Doug Stuetzle Hgh speed analog to dgtal converters (ADCs) are, at the analog sgnal nterface, track and hold devces. As such, they nclude samplng capactors and samplng swtches.

More information

Op-amp, A/D-D/A converters and Compensator Emulation

Op-amp, A/D-D/A converters and Compensator Emulation EE35L CONTROL SYSTEMS LABORATORY Purpoe Opamp, A/DD/A converter and Compenator Emulaton The objectve o th eon are To learn the bac ampler crcut or typcal phaelead and phaelag compenator and degn a typcal

More information

An addressing technique for displaying restricted patterns in rms-responding LCDs by selecting a few rows at a time

An addressing technique for displaying restricted patterns in rms-responding LCDs by selecting a few rows at a time An addreng technue for dplayng retrcted pattern n rm-repondng LCD by electng a few row at a tme K. G. Pan Kumar T. N. Ruckmongathan Abtract An addreng technue that wll allow rm-repondng matrx LCD to dplay

More information

Homework 2 Solution. The following Matlab code was used to define the system and plot its poles and zeros in the s-plane:

Homework 2 Solution. The following Matlab code was used to define the system and plot its poles and zeros in the s-plane: Homework Soluton Problem a Fn cloe loo tranfer functon T Y / R. Plot ole an zero. Y H T R H k Y 5 T. 9. R k 5 5. 9. For k, the tranfer functon become: T 5. 9. 5. k. 9. k. 45.5 The followng Matlab coe wa

More information

ECE315 / ECE515 Lecture 5 Date:

ECE315 / ECE515 Lecture 5 Date: Lecture 5 Date: 18.08.2016 Common Source Amplfer MOSFET Amplfer Dstorton Example 1 One Realstc CS Amplfer Crcut: C c1 : Couplng Capactor serves as perfect short crcut at all sgnal frequences whle blockng

More information

THE USE OF MATLAB AND SIMULINK AS A TOOL FOR CONTROL SYSTEM DESIGN. Rajesh Rajamani

THE USE OF MATLAB AND SIMULINK AS A TOOL FOR CONTROL SYSTEM DESIGN. Rajesh Rajamani THE USE OF MATLAB AND SIMULINK AS A TOOL FOR CONTROL SYSTEM DESIGN Rajeh Rajaman ME 43 Deartment of Mechancal Engneerng Unerty Of Mnneota OBJECTIVES Lab objecte To learn the ue of Matlab and Smuln a tool

More information

CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER

CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 16 CHAPTER 2 WOUND ROTOR INDUCTION MOTOR WITH PID CONTROLLER 2.1 INTRODUCTION Indutrial application have created a greater demand for the accurate dynamic control of motor. The control of DC machine are

More information

RC Filters TEP Related Topics Principle Equipment

RC Filters TEP Related Topics Principle Equipment RC Flters TEP Related Topcs Hgh-pass, low-pass, Wen-Robnson brdge, parallel-t flters, dfferentatng network, ntegratng network, step response, square wave, transfer functon. Prncple Resstor-Capactor (RC)

More information

Modeling, Analysis, and Realization of Permanent Magnet Synchronous Motor Current Vector Control by MATLAB/Simulink and FPGA

Modeling, Analysis, and Realization of Permanent Magnet Synchronous Motor Current Vector Control by MATLAB/Simulink and FPGA machne Artcle Modelng, Analy, and Realzaton of Permanent Magnet Synchronou Motor Current Vector Control by MATLAB/Smulnk and FPGA Chu-Keng La, Yao-Tng Tao and Cha-Che Ta Department of Electrcal Engneerng,

More information

Recognition of OFDM Modulation Method

Recognition of OFDM Modulation Method K. ULOVEC, RECOGITIO O ODM MODULTIO METHOD Recognton o ODM Modulaton Method Karel ULOVEC Department o Rado Engneerng, Czech Techncal Unverty, Techncká, 66 7 Prague, Czech Republc xulovec@el.cvut.cz btract.

More information

Performance Improvement of Harmonic Detection using Synchronous Reference Frame Method

Performance Improvement of Harmonic Detection using Synchronous Reference Frame Method Latet Tren on rt, Sytem an Sgnal Performance Improvement of Harmonc Detecton ung Synchronou eference rame Metho P. Santprapan an K-L. Areerak* Abtract Th paper preent the performance mprovement of harmonc

More information

Gemini. The errors from the servo system are considered as the superposition of three things:

Gemini. The errors from the servo system are considered as the superposition of three things: Gemini Mount Control Sytem Report Prediction Of Servo Error Uing Simulink Model Gemini 9 July 1996 MCSJDW (Iue 3) - Decribe the proce of etimating the performance of the main axi ervo uing the non-linear

More information

Harmonic Balance of Nonlinear RF Circuits

Harmonic Balance of Nonlinear RF Circuits MICROWAE AND RF DESIGN Harmonc Balance of Nonlnear RF Crcuts Presented by Mchael Steer Readng: Chapter 19, Secton 19. Index: HB Based on materal n Mcrowave and RF Desgn: A Systems Approach, nd Edton, by

More information

Improved single-phase PLL structure with DC-SOGI block on FPGA board implementation

Improved single-phase PLL structure with DC-SOGI block on FPGA board implementation Orgnal reearch paper UDC 004.738.5:6.38 DOI 0.75/IJEEC70053R COBISS.RS-ID 79708 Improved ngle-phae PLL tructure wth DC-SOGI block on FPGA board mplementaton Mlca Rtovć Krtć, Slobodan Lubura, Tatjana Nkolć

More information

Comparison between PI and PR Current Controllers in Grid Connected PV Inverters

Comparison between PI and PR Current Controllers in Grid Connected PV Inverters World Academy o Scence, Enneern and Technoloy nternatonal Journal o Electrcal and Computer Enneern Vol:, No:, Comparon between P and PR Current Controller n rd Connected PV nverter D. Zammt, C. Spter Stane,

More information

Rejection of PSK Interference in DS-SS/PSK System Using Adaptive Transversal Filter with Conditional Response Recalculation

Rejection of PSK Interference in DS-SS/PSK System Using Adaptive Transversal Filter with Conditional Response Recalculation SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol., No., November 23, 3-9 Rejecton of PSK Interference n DS-SS/PSK System Usng Adaptve Transversal Flter wth Condtonal Response Recalculaton Zorca Nkolć, Bojan

More information

Soc 3811 Basic Social Statistics First Midterm Exam Spring 2010 ANSWERS

Soc 3811 Basic Social Statistics First Midterm Exam Spring 2010 ANSWERS Soc 3811 Bac Socal Stattc Frt Mdterm Exam Sprng 010 ANSWERS INSTRUCTIONS: (A) Wrte your name on the lne at top front of every heet. (B) If you ue a page of note n takng th exam, gn & nert t nde th booklet

More information

Produced in cooperation with. Revision: May 26, Overview

Produced in cooperation with. Revision: May 26, Overview Lab Aignment 6: Tranfer Function Analyi Reviion: May 6, 007 Produced in cooperation with www.digilentinc.com Overview In thi lab, we will employ tranfer function to determine the frequency repone and tranient

More information

EE 508 Lecture 6. Degrees of Freedom The Approximation Problem

EE 508 Lecture 6. Degrees of Freedom The Approximation Problem EE 508 Lecture 6 Degrees of Freedom The Approxmaton Problem Revew from Last Tme Desgn Strategy Theorem: A crcut wth transfer functon T(s) can be obtaned from a crcut wth normalzed transfer functon T n

More information

DIGITAL COMMUNICATION

DIGITAL COMMUNICATION DEPARTMENT OF ELECTRICAL &ELECTRONICS ENGINEERING DIGITAL COMMUNICATION Spring 2010 Yrd. Doç. Dr. Burak Kelleci OUTLINE Line Code Differential Encoding Regeneration, Decoding and Filtering Delta Modulation

More information

Review of Active and Reactive Power Sharing Strategies in Hierarchical Controlled Microgrids

Review of Active and Reactive Power Sharing Strategies in Hierarchical Controlled Microgrids Th artcle ha been accepted for publcaton n a future ue of th journal, but ha not been fully edted. Content may change pror to fnal publcaton. Ctaton nformaton: DOI 0.09/TPL.06.569597, I Tranacton on Power

More information

HARMONIC INTERACTIONS AND RESONANCE PROBLEMS IN LARGE SCALE LV NETWORKS

HARMONIC INTERACTIONS AND RESONANCE PROBLEMS IN LARGE SCALE LV NETWORKS HARMONIC INTERACTIONS AND RESONANCE PROBLEMS IN LARGE SCALE LV NETWORKS M. C. Benhabb, P. R. Wlczek, J. M. A. Myrzk, J. L. Duarte Department of electrcal engneerng, Endhoven Unverty of Technology Den Dolech,

More information

Published in: Proceedings of the 2014 IEEE International Energy Conference (ENERGYCON)

Published in: Proceedings of the 2014 IEEE International Energy Conference (ENERGYCON) Aalborg Unvertet Modelng, Stablty Analy and Actve Stablzaton of Multple DC-Mcrogrd Cluter Shafee, Qobad; Dragcevc, Tomlav; Quntero, Juan Carlo Vaquez; Guerrero, Joep M. Publhed n: Proceedng of the 24 IEEE

More information

Biomedical Instrumentation

Biomedical Instrumentation Bomedcal Instrumentaton Amplers & Wnter 1393 Bonab Unersty Applcatons o Operatonal Ampler (In Bologcal s and Systems) The three major operatons done on bologcal sgnals usng OpAmp: 1) Amplcatons and Attenuatons

More information

Aalborg Universitet. Published in: I E E E Transactions on Power Electronics. DOI (link to publication from Publisher): /TPEL.2016.

Aalborg Universitet. Published in: I E E E Transactions on Power Electronics. DOI (link to publication from Publisher): /TPEL.2016. Aalborg Unvertet Revew of Actve and Reactve Power Sharng Stratege n Herarchcal Controlled Mcrogrd Han, Yang; L, Hong; Shen, Pan; Coelho, Ernane A. A.; Guerrero, Joep M. Publhed n: I E E E Tranacton on

More information

HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY

HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY HIGH VOLTAGE DC-DC CONVERTER USING A SERIES STACKED TOPOLOGY Author: P.D. van Rhyn, Co Author: Prof. H. du T. Mouton Power Electronic Group (PEG) Univerity of the Stellenboch Tel / Fax: 21 88-322 e-mail:

More information

CONTROL SYSTEM SOLUTION TO NETWORK CONGESTION: A MODIFIED PID METHOD

CONTROL SYSTEM SOLUTION TO NETWORK CONGESTION: A MODIFIED PID METHOD Control 4, Unverty of Ba, UK, September 4 ID-89 COTROL SYSTEM SOLUTIO TO ETWORK COGESTIO: A MODIFIED PID METHOD K. H. Wong, L Tan and S.H.Yang Computer Scence Department, Loughborough Unverty, UK Computer

More information

Geometric Algorithm for Received Signal Strength Based Mobile Positioning

Geometric Algorithm for Received Signal Strength Based Mobile Positioning RADIOENGINEERING, VOL. 4, NO., JUNE 005 Geometrc Algorthm for Receved Sgnal Strength Baed Moble Potonng Peter BRÍDA, Peter ČEPEL, Ján DÚHA Dept. of Telecommuncaton, Unverty of Žlna, Unverztná 85/, 00 6

More information

Figure 1. DC-DC Boost Converter

Figure 1. DC-DC Boost Converter EE46, Power Electroncs, DC-DC Boost Converter Verson Oct. 3, 11 Overvew Boost converters make t possble to effcently convert a DC voltage from a lower level to a hgher level. Theory of Operaton Relaton

More information

Configurable K-best MIMO Detector Architecture

Configurable K-best MIMO Detector Architecture ISCCSP 008, Malta, 114 March 008 1565 Confgurable Kbet MIMO Detector Archtecture Ramn SharatYazd, Tad Kwanewk Department of Electronc Carleton Unverty Ottawa, Canada Emal: {ryazd, tak}@doe.carleton.ca

More information

To: Professor Avitabile Date: February 4, 2003 From: Mechanical Student Subject: Experiment #1 Numerical Methods Using Excel

To: Professor Avitabile Date: February 4, 2003 From: Mechanical Student Subject: Experiment #1 Numerical Methods Using Excel To: Professor Avtable Date: February 4, 3 From: Mechancal Student Subject:.3 Experment # Numercal Methods Usng Excel Introducton Mcrosoft Excel s a spreadsheet program that can be used for data analyss,

More information

Dynamic Optimization. Assignment 1. Sasanka Nagavalli January 29, 2013 Robotics Institute Carnegie Mellon University

Dynamic Optimization. Assignment 1. Sasanka Nagavalli January 29, 2013 Robotics Institute Carnegie Mellon University Dynamc Optmzaton Assgnment 1 Sasanka Nagavall snagaval@andrew.cmu.edu 16-745 January 29, 213 Robotcs Insttute Carnege Mellon Unversty Table of Contents 1. Problem and Approach... 1 2. Optmzaton wthout

More information

A Multi Objective Hybrid Differential Evolution Algorithm assisted Genetic Algorithm Approach for Optimal Reactive Power and Voltage Control

A Multi Objective Hybrid Differential Evolution Algorithm assisted Genetic Algorithm Approach for Optimal Reactive Power and Voltage Control D.Godwn Immanuel et al. / Internatonal Journal of Engneerng and Technology (IJET) A Mult Obectve Hybrd Dfferental Evoluton Algorthm ated Genetc Algorthm Approach for Optmal Reactve Power and oltage Control

More information

Frequency Calibration of A/D Converter in Software GPS Receivers

Frequency Calibration of A/D Converter in Software GPS Receivers Frequency Calibration of A/D Converter in Software GPS Receiver L. L. Liou, D. M. Lin, J. B. Tui J. Schamu Senor Directorate Air Force Reearch Laboratory Abtract--- Thi paper preent a oftware-baed method

More information

AC-DC CONVERTER FIRING ERROR DETECTION

AC-DC CONVERTER FIRING ERROR DETECTION BNL- 63319 UC-414 AGS/AD/96-3 INFORMAL AC-DC CONVERTER FIRING ERROR DETECTION O.L. Gould July 15, 1996 OF THIS DOCUMENT IS ALTERNATING GRADIENT SYNCHROTRON DEPARTMENT BROOKHAVEN NATIONAL LABORATORY ASSOCIATED

More information

SIMULINK for Process Control

SIMULINK for Process Control SIMULINK for Proce Control Simulink for Control MATLAB, which tand for MATrix LABoratory, i a technical computing environment for high-performance numeric computation and viualization. SIMULINK i a part

More information

INFLUENCE OF TCSC FACTS DEVICE ON STEADY STATE VOLTAGE STABILITY

INFLUENCE OF TCSC FACTS DEVICE ON STEADY STATE VOLTAGE STABILITY INFLUENCE OF TCSC FACTS DEVICE ON STEADY STATE VOLTAGE STABILITY GABER EL-SAADY, 2 MOHAMED A. A. WAHAB, 3 MOHAMED M. HAMADA, 4 M. F. BASHEER Electrcal Engneerng Department Aut Unverty, Aut, Egypt 2, 3&4

More information

Integrated Control Chart System: A New Charting Technique

Integrated Control Chart System: A New Charting Technique Proceedng of the 202 Internatonal Conference on Indutral Engneerng and Operaton Management Itanbul, Turkey, July 3 6, 202 Integrated Control Chart Sytem: A New Chartng Technque M. Shamuzzaman Department

More information

Design and Performance Comparison of PI and PID Controllers For Half Bridge DC-DC Converter

Design and Performance Comparison of PI and PID Controllers For Half Bridge DC-DC Converter International Journal of Advanced Reearch in Electrical and Electronic Engineering Volume: 2 Iue: 1 08-Mar-2014,ISSN_NO: 2321-4775 Deign and Performance Comparion of PI and PID Controller For Half Bridge

More information

Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018

Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 EE314 Sytem Spring Semeter 2018 College of Engineering Prof. C.R. Tolle South Dakota School of Mine & Technology Lab 7 Rev. 2 Open Lab Due COB Friday April 27, 2018 In a prior lab, we et up the baic hardware

More information

Geometric Algorithm for Received Signal Strength Based Mobile Positioning

Geometric Algorithm for Received Signal Strength Based Mobile Positioning RADIOENGINEERING, VOL. 4, NO., APRIL 005 Geometrc Algorthm for Receved Sgnal Strength Baed Moble Potonng Peter Brída, Peter Čepel, Ján Dúha 3,, 3 Dept. of Telecommuncaton, Unverty of Žlna, Unverztná 85/,

More information

A Novel L1 and L2C Combined Detection Scheme for Enhanced GPS Acquisition

A Novel L1 and L2C Combined Detection Scheme for Enhanced GPS Acquisition A Novel L and LC Combned Detecton Scheme for Enhanced GPS Acquton Cyrlle Gernot, Surendran Konavattam Shanmugam, Kyle O Keefe and Gerard Lachapelle Poton Locaton Navgaton (PLAN) Group, Department of Geomatc

More information

Hybrid Pulse Width Modulation Method for VSI Fed Induction Motor Drive with Reduced Complexity

Hybrid Pulse Width Modulation Method for VSI Fed Induction Motor Drive with Reduced Complexity Internatonal Journal of Engneerng Reearch and Development e-issn : 78-67X, p-issn : 78-8X, www.jerd.com olume, Iue 6 Augut, PP. 4-5 Hybrd Pule Wdth Modulaton Method for SI Fed Inducton Motor Drve wth Reduced

More information

Behaviour of Current Transformers (CT's) under severe saturation conditions

Behaviour of Current Transformers (CT's) under severe saturation conditions Behavour of Current Tranforer (CT') under evere aturaton condton Héctor. O. acual Electrcal Engneerng Departent Natonal Unverty of La lata 9, La lata, Argentna hpacual@volta.ng.unlp.edu.ar Jorge L. Dapé

More information

Comparison Study in Various Controllers in Single-Phase Inverters

Comparison Study in Various Controllers in Single-Phase Inverters Proceeding of 2010 IEEE Student Conference on Reearch and Development (SCOReD 2010), 13-14 Dec 2010, Putrajaya, Malayia Comparion Study in ariou Controller in Single-Phae Inverter Shamul Aizam Zulkifli

More information

Regular paper. PM Synchronous Motor Drive System for Automotive Applications

Regular paper. PM Synchronous Motor Drive System for Automotive Applications A. El Shahat H. El Shewy J. Electrcal Sytem 6- (00): x-xx Regular paper PM Synchronou Motor Dre Sytem for Automote Applcaton In th paper, a feld orented controlled PM motor dre ytem decrbed and analyzed

More information

Improvement in DGPS Accuracy Using Recurrent S_CMAC_GBF

Improvement in DGPS Accuracy Using Recurrent S_CMAC_GBF World Academy of Scence, Engneerng and Technology 31 9 Improvement n DGPS Accuracy Ung Recurrent S_CMAC_GBF Chng-Tan Chang, Jh-Sheng Hu, and Cha-Yen Heh Abtract GPS ytem offer two knd of ue to peoplean

More information

Optimal Video Distribution Using Anycasting Service

Optimal Video Distribution Using Anycasting Service Bond Unverty epublcaton@bond Informaton Technology paper Bond Bune School 6--999 Optmal Vdeo Dtrbuton Ung Anycatng Servce Zheng da Wu Bond Unverty, Zheng_Da_Wu@bond.edu.au Chr oble Bond Unverty Dawe Huang

More information

Calculation of the received voltage due to the radiation from multiple co-frequency sources

Calculation of the received voltage due to the radiation from multiple co-frequency sources Rec. ITU-R SM.1271-0 1 RECOMMENDATION ITU-R SM.1271-0 * EFFICIENT SPECTRUM UTILIZATION USING PROBABILISTIC METHODS Rec. ITU-R SM.1271 (1997) The ITU Radocommuncaton Assembly, consderng a) that communcatons

More information

1 GSW Multipath Channel Models

1 GSW Multipath Channel Models In the general case, the moble rado channel s pretty unpleasant: there are a lot of echoes dstortng the receved sgnal, and the mpulse response keeps changng. Fortunately, there are some smplfyng assumptons

More information

Sensors for Motion and Position Measurement

Sensors for Motion and Position Measurement Sensors for Moton and Poston Measurement Introducton An ntegrated manufacturng envronment conssts of 5 elements:- - Machne tools - Inspecton devces - Materal handlng devces - Packagng machnes - Area where

More information

An Improved Active-Front-End Rectifier Using Model Predictive Control

An Improved Active-Front-End Rectifier Using Model Predictive Control An Improved Actve-Front-End Rectfer Ung Model Predctve Control M. Parvez* and S. Mekhlef Power Electronc and Renewable Energy Reearch Laboratory (PEARL) Dept. of Electrcal Engneerng Unverty of Malaya 5060

More information

Single-Stage AC/DC Single-Inductor Multiple-Output LED Drivers

Single-Stage AC/DC Single-Inductor Multiple-Output LED Drivers Sngle-Stage AC/DC Sngle-Inductor Multple-Output LED Drver 1 Yue Guo, Snan L, Member, IEEE, Albert T. L. Lee, Member, IEEE, Sew-Chong Tan, Senor Member, IEEE, C. K. Lee, Senor Member, IEEE, S. Y. (Ron)

More information

Tasks of Power Electronics

Tasks of Power Electronics Power Electronic Sytem Power electronic refer to control and converion of electrical power by power emiconductor device wherein thee device operate a witche. Advent of ilicon-controlled rectifier, abbreviated

More information

Uncertainty in measurements of power and energy on power networks

Uncertainty in measurements of power and energy on power networks Uncertanty n measurements of power and energy on power networks E. Manov, N. Kolev Department of Measurement and Instrumentaton, Techncal Unversty Sofa, bul. Klment Ohrdsk No8, bl., 000 Sofa, Bulgara Tel./fax:

More information

Decoupling of Secondary Saliencies in Sensorless AC Drives Using Repetitive Control

Decoupling of Secondary Saliencies in Sensorless AC Drives Using Repetitive Control Decouplng of Secondary Salence n Senorle AC Drve Ung Repettve Control Zhe Chen 1, Chun Wu 1, Rong Q, Guangzhao Luo, and Ralph Kennel 1 1 Inttute for Electrcal Drve Sytem and Power Electronc, Techncal Unverty

More information

Graph Method for Solving Switched Capacitors Circuits

Graph Method for Solving Switched Capacitors Circuits Recent Advances n rcuts, ystems, gnal and Telecommuncatons Graph Method for olvng wtched apactors rcuts BHUMIL BRTNÍ Department of lectroncs and Informatcs ollege of Polytechncs Jhlava Tolstého 6, 586

More information

IEEE C802.16e-04/509r4. STC sub-packet combining with antenna grouping for 3 and 4 transmit antennas in OFDMA

IEEE C802.16e-04/509r4. STC sub-packet combining with antenna grouping for 3 and 4 transmit antennas in OFDMA Project Ttle Date Submtted IEEE 80.6 Broadband Wrele Acce Workng Group STC ub-packet combnng wth antenna groupng for and tranmt antenna n OFDMA 005-0-0 Source Bn-Chul Ihm Yongeok Jn

More information

PERCEPTION OF TONAL CONSONANCE. R. Plomp and W. J. M. Levelt*

PERCEPTION OF TONAL CONSONANCE. R. Plomp and W. J. M. Levelt* IX PERCEPTION OF TONAL CONSONANCE R. Plomp and W. J. M. Levelt* Cononant chord, a ued n muc, are characterzed by mple frequency rato of the conttuent tone. Although th relaton between rato mplcty and cononance

More information

V is sensitive only to the difference between the input currents,

V is sensitive only to the difference between the input currents, PHYSICS 56 Experiment : IC OP-Amp and Negative Feedback In thi experiment you will meaure the propertie of an IC op-amp, compare the open-loop and cloed-loop gain, oberve deterioration of performance when

More information

Generalizability Theory: An Analysis of Variance Approach to Measurement Problems in Educational Assessment

Generalizability Theory: An Analysis of Variance Approach to Measurement Problems in Educational Assessment Journal of Stude n Educaton ISSN 16-695 01, Vol., No. 1 Generalzablty Theory: An Analy of Varance Approach to Meaurement Problem n Educatonal Aement Huan Alkharu College of Educaton, Sultan Qaboo Unverty

More information

Digital Transmission

Digital Transmission Dgtal Transmsson Most modern communcaton systems are dgtal, meanng that the transmtted normaton sgnal carres bts and symbols rather than an analog sgnal. The eect o C/N rato ncrease or decrease on dgtal

More information

29. Network Functions for Circuits Containing Op Amps

29. Network Functions for Circuits Containing Op Amps 9. Network Functons for Crcuts Contanng Op Amps Introducton Each of the crcuts n ths problem set contans at least one op amp. Also each crcut s represented by a gven network functon. These problems can

More information

Section 5. Signal Conditioning and Data Analysis

Section 5. Signal Conditioning and Data Analysis Secton 5 Sgnal Condtonng and Data Analyss 6/27/2017 Engneerng Measurements 5 1 Common Input Sgnals 6/27/2017 Engneerng Measurements 5 2 1 Analog vs. Dgtal Sgnals 6/27/2017 Engneerng Measurements 5 3 Current

More information

A STATCOM-Control Scheme used for Power Factor Improvement of Grid connected weak bus System

A STATCOM-Control Scheme used for Power Factor Improvement of Grid connected weak bus System A STATCOM-Control Scheme ue for Power Factor Improement of Gr connecte weak bu Sytem P. C. Prahan*, P.. Ray **, R.. Sahu *** an J.. Moharana**** * Faculty an Reearch Scholar, Dept. of EE, DRIEMS, Cuttack,

More information

A High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode

A High-Sensitivity Oversampling Digital Signal Detection Technique for CMOS Image Sensors Using Non-destructive Intermediate High-Speed Readout Mode A Hgh-Senstvty Oversamplng Dgtal Sgnal Detecton Technque for CMOS Image Sensors Usng Non-destructve Intermedate Hgh-Speed Readout Mode Shoj Kawahto*, Nobuhro Kawa** and Yoshak Tadokoro** *Research Insttute

More information

Figure 1. DC-DC Boost Converter

Figure 1. DC-DC Boost Converter EE36L, Power Electroncs, DC-DC Boost Converter Verson Feb. 8, 9 Overvew Boost converters make t possble to effcently convert a DC voltage from a lower level to a hgher level. Theory of Operaton Relaton

More information

IEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES

IEE Electronics Letters, vol 34, no 17, August 1998, pp ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES IEE Electroncs Letters, vol 34, no 17, August 1998, pp. 1622-1624. ESTIMATING STARTING POINT OF CONDUCTION OF CMOS GATES A. Chatzgeorgou, S. Nkolads 1 and I. Tsoukalas Computer Scence Department, 1 Department

More information

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 1 Laboratory Energy Sources

POLYTECHNIC UNIVERSITY Electrical Engineering Department. EE SOPHOMORE LABORATORY Experiment 1 Laboratory Energy Sources POLYTECHNIC UNIERSITY Electrcal Engneerng Department EE SOPHOMORE LABORATORY Experment 1 Laboratory Energy Sources Modfed for Physcs 18, Brooklyn College I. Oerew of the Experment Ths experment has three

More information

Comparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System

Comparative Study of PLL, DDS and DDS-based PLL Synthesis Techniques for Communication System International Journal of Electronic Engineering, 2(1), 2010, pp. 35-40 Comparative Study of PLL, DDS and DDS-baed PLL Synthei Technique for Communication Sytem Govind Singh Patel 1 & Sanjay Sharma 2 1

More information

A Novel MRAS Based Estimator for Speed-Sensorless Induction Motor Drive

A Novel MRAS Based Estimator for Speed-Sensorless Induction Motor Drive A Novel MRAS Baed Etmator for Speed-Senorle Inducton Motor Drve Downloaded from jeee.ut.ac.r at 7:3 IRDT on Thurday July 9th 8 S. M. Mouav Gazafrood* (C.A) and A. Daht* Abtract: In th paper, a novel tator

More information

Shunt Active Filters (SAF)

Shunt Active Filters (SAF) EN-TH05-/004 Martt Tuomanen (9) Shunt Actve Flters (SAF) Operaton prncple of a Shunt Actve Flter. Non-lnear loads lke Varable Speed Drves, Unnterrupted Power Supples and all knd of rectfers draw a non-snusodal

More information

Extreme Learning Machine for Function Approximation Interval Problem of Input Weights and Biases

Extreme Learning Machine for Function Approximation Interval Problem of Input Weights and Biases Etreme earnng Machne or Functon Appromaton Interval Problem o Input Weght and Bae Grzegorz Dudek Department o Electrcal Engneerng Czetochowa Unvert o Technolog 4- Czetochowa, Al. Arm Krajowej 7, Poland

More information

Simon B. Nawrot ATNF vacation student February 2003

Simon B. Nawrot ATNF vacation student February 2003 Degn and Contructon of a Slotted Coaxal Balun and the Development of a Method to Determne Noe Temperature of LNA wth Non Standard Input Impedance. Smon B. Nawrot ATNF vacaton tudent February 3 Abtract

More information

Model Optimization Identification Method Based on Closed-loop Operation Data and Process Characteristics Parameters

Model Optimization Identification Method Based on Closed-loop Operation Data and Process Characteristics Parameters Senor & Tranducer 204 by IFSA Publhng, S. L. http://www.enorportal.com Model Optmzaton Identfcaton Method Baed on Cloed-loop Operaton Data and Proce Charactertc Parameter Zhqang GENG, Runxue LI, 2 Xangba

More information

High Frequency Roughness Scattering from Various Rough Surfaces: Theory and Laboratory Experiments

High Frequency Roughness Scattering from Various Rough Surfaces: Theory and Laboratory Experiments Open Journal of Acoutc, 1,, 5-59 http://dx.do.org/1.436/oja.1.15 Publhed Onlne March 1 (http://www.scrp.org/journal/oja) Hgh Frequency Roughne Scatterng from Varou Rough Surface: Theory and Laboratory

More information

7th Workshop on Planning, Perception and Navigation for Intelligent Vehicles. Autonomous Integrity Monitoring of Navigation Maps on board Vehicles

7th Workshop on Planning, Perception and Navigation for Intelligent Vehicles. Autonomous Integrity Monitoring of Navigation Maps on board Vehicles 7th Workhop on Plannng, Percepton and Navgaton for Intellgent Vehcle Autonomou Integrty Montorng of Navgaton Map on board Vehcle Speaker: Phlppe Bonnfat (Unverté de Technologe de Compègne, Heudayc UMR

More information