PI6C

Size: px
Start display at page:

Download "PI6C"

Transcription

1 PIC Product Features Four synchronous outputs Selectable divider/multiplier Output Enable control Low phase error < 50 ps Allows clock input to have spread spectrum modulation for EMI reduction Low output skew < 200 ps Low cycle jitter < 200 ps Industrial temperature ( 40 C to 85 C) 3.3V supply Packages (Pb-free and Green available): -pin QSOP (Q) -pin SSOP (L) Product Description PIC0 is a low skew, low jitter, PLL clock buffer with divider or multiplier designed for PCI-X application in servers and workstations. here are two selectable input ranges using HF# input: 0-40 MHz and MHz. All outputs are synchronized to the input and to the other outputs. Each output can be independently turned off to reduce EMI and power consumption. Pin Configuration A 2 23 A HF# 3 22 Block Diagram DIV0 4 2 OU0 DIV 5 -Pin Q, L 20 9 OU OU0 7 8 FBIN 8 7 OU2 OU FBOU 9 OU3 OE[0:3] OU2 OE OE3 HF# FBIN PLL DIV OU3 FBOU OE Clock Select able 2 3 OE2 DIV[0:] HF# DIV DIV0 33MHz 0 x 0 x 2 MHz 33MHz 3 00MHz 0 0 4x 33MHz 0 / 2 33MHz x MHz MHz 00MHz x 33MHz

2 PIC Pin Description Pin ype Qty Symbo l Descriptio n 2,20,7, O 4 OU[0:3 ] Clock outputs. same loading. o achieve zero input to output delay, all outputs must have the, 2, 3, 4 I 4 OE[0:3 ] Active high Output Enable, pulled up. When OE is low, OU [0:3] outputs are disabled at low state. 9 O FBOU Feedback output. o achieve zero input to output delay, FBOU must have the same loading as OU[0:3]. 8 I F BIN Feedback input. I C LKIN Input Clock. 3 I HF# High Frequency range, pulled up. "" = Low, "0" = High. 4,5 I 2 D IV[0,] Divider/Multiplier Select, pulled up. 2,0,5,22 P 4,7,8,9 P 4 23 P AV CC P A 3.3V power Ground 3.3V analog power Analog groun d Absolute Maximum Ratings Supply Voltage (, A ) V to +4.V Input Voltage V to Vcc+0.5V Industrial Operating emperature C to +85 C Storage emperature... 5 C to +50 C Junction emperature C Input ESD MIL-883, Method 305, human body model... 2kV Operating Condition Symbol D escriptio n M in. Max. Units, AV CC A I/O Supply, Analog Core Supply V Industrial Ambient emperatur e C 2

3 PIC DC Electrical Characteristics Over Operating Conditions Symbol Paramete r C ondition s M in. yp. Max. Units V IL V IH Low Input Voltag e 0. 8 High Input Voltag e 2. 0 V I IL I IH Low Input Current High Input Current V IN V IN = 0V 50 = V C C 200 ua V OL V OH Low Output Voltag e High Output Voltag e V C V C = 3.0V, Iol = 2mA 0. 4 = 3.0V, Ioh = 2mA 2. 4 V Idd_33 C L 5pF, F = 33MHz 25 Idd_ Idd_00 C L 5pF, F C L 5pF, F = MHz 35 = 00MHz 45 tbd ma Idd_33 C L 5pF, F = 33MHz 0 C O C I Output Capacitanc e Input Capacitanc e pf L PIN Pin Inductanc e 7 nh Switching Characteristics ( A = 25 C, = 3.3V ±0.3V, C l = 5pF, F OU =.7 MHz) Symbol Paramete r est Condition s M in. yp. Max. Units F IN Input frequenc y Low Freq., HF# = "" High Freq., HF# = "0" MHz F OU Output frequenc y 0 PD Propagation delay to FBIN rising VD / SK Output rising edges 200 SKP P Pkg to pkg V D / 2, rising edges, same 400 ps JC Cycle jitte r 200 DC Duty % R / F Rise/Fall time Note: jc = p (n+) p (n) p (n) = Period of the n th cycle p (n+) = Period of n th + cycle 0.8V~2.0V. 5 ns dc = h / p p = Period cycle time h = High 3

4 PIC V 0.8V 2.0V 0.8V r f Figure. Rise/Fall time.4v p Figure 2. Duty cycle.4v sk.4v OUy Figure 3. Output skew p(n) p(n+) Figure 4. Cycle jitter Device Device2 OUy skp2p Figure 5. Pkg.-to-Pkg. skew pd FBIN Figure. Propagation Delay DU 5pF Figure 7. est load 4

5 PIC Packaging Mechanical: -Pin SSOP (L) DOCUMEN CONROL NO. PD - 32 REVISION: E DAE: 03/09/ Max SEAING PLANE BSC BSC Note:. Package Outline Exclusive of Mold Flash and Metal Burr 2. Controlling dimentions in millimeters 3. Ref: JEDEC MO-53F/AD Pericom Semiconductor Corporation 3545 N. st Street, San Jose, CA DESCRIPION: -Pin, 73-Mil Wide, SSOP PACKAGE CODE: L 5

6 PIC Packaging Mechanical: -pin QSOP (Q) Guage Plane 0.20 MIN DOCUMEN CONROL NO. REVISION: H DAE: 0/22/ Detail A REF SEAING PLANE 0.38 Detail A typical X.XX X.XX DENOES DIMENSIONS IN MILLIMEERS Pericom Semiconductor Corporation 3545 N. st Street, San Jose, CA Note: ) Controlling dimensions in millimeters 2) Ref: 3) Dimensions do not include mold flash, protrusions or gate burrs DESCRIPION:, Wide, QSOP PACKAGE CODE: Q Notes: For latest package info, please check: Ordering Information Ordering Code Package Name Package ype PIC0QEX Q Pb-free & Green, -pin, 50-mil QSOP PIC0LEX L Pb-free & Green, -pin, 73-mil SSOP Notes: hermal characteristics can be found on the company web site at E = Pb-free and Green Adding an X suffix = ape/reel Pericom Semiconductor Corporation

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V

More information

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator Features ÎÎZero ppm multiplication error ÎÎInput crystal frequency range: 5-30MHz ÎÎInput clock frequency range: 2-50MHz ÎÎOutput clock frequencies up to 200MHz ÎÎPeriod jitter 150ps ÎÎ9 selectable frequencies

More information

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram. 2-Bit Bus Switch with Individual Enables Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2μA typical)

More information

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description

PI5C Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description. Truth Table (1) Pin Name Description Features ÎÎNear-Zero propagation delay ÎÎ5-ohm switches connect inputs to outputs ÎÎDirect bus connection when switches are on ÎÎUltra Low Quiescent Power (0.2μA typical) Ideally suited for notebook applications

More information

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram

PI6C :8 Clock Driver for Intel PCI Express Chipsets. Description. Features. Pin Configuration. Block Diagram Features Eight Pairs of Differential Clocks Low skew < 50ps Low Cycle-to-cycle jitter < 50ps Output Enable for all outputs Outputs Tristate control via SMBus Power Management Control Programmable PLL Bandwidth

More information

PI6CV

PI6CV for 2.5 R-SDRAM Memory Product Features PLL clock distribution optimized for Double Data Rate SDRAM applications. Distributes one differential clock input pair to ten differential clock output pairs. Inputs

More information

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux 2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features F MAX = 500MHz 10 pairs of differential LVPECL outputs Low additive jitter,

More information

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration. Features High-performance solution to switch between video sources Wide bandwidth: 570 MHz (typical) Low On-Resistance: 5Ω (typical) Low crosstalk at 10 MHz: 80dB Ultra-low quiescent power (0.1µA typical)

More information

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON ESD Protection up to 2kV HBM Ultra Low Quiescent Power (0.2μA typical) Ideally suited

More information

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch

PI3C V/3.3V, High Bandwidth, Hot Insertion 10-Bit, 2-Port, Bus Switch 2.5V/3., High Bandwidth, Hot Insertion Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth (>400 MHz) Permits Hot Insertion. Rail-to-Rail, 3. or 2.5V ing 5V I/O

More information

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9- LVPECL Fanout Buffer with Sync OE Features ÎÎF MAX < 1.5GHz ÎÎ10 pairs of differential LVPECL/ ECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs with single ended

More information

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram Features Maximum output frequency: 500MHz 4 pair of differential LPECL outputs Selectable and crystal inputs accepts LCMOS, LTTL input level Ultra low additive phase jitter: < 0.05 ps (typ) (differential

More information

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description Features High-speed, low-noise, non-inverting 1:4 buffer Maximum Frequency up to 200 MHz Low output skew < 100ps Low propagation delay < 3.5ns Optimized duty cycle 3.3 tolerent input 1.2 or 1.5 supply

More information

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems Features ÎÎ3.3V ±10% supply voltage ÎÎ25MHz XTAL or reference clock input ÎÎFive PCIe 2.0 Compliant 100MHz selectable HCSL outputs with -0.5% spread default is spread off ÎÎTwo 25MHz LVCMOS output ÎÎIndustrial

More information

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration Features Maximum operation frequency: 500 MHz 4 pair of differential LVPECL outputs Selectable CLK 0 and inputs CLK 0, accept LVCMOS, LVTTL input level Output Skew: 80ps (maximum) Part-to-part skew: 50ps

More information

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram

PI74LPT V, 16-Bit Buffer/Line Driver. Features. Description. Block Diagram Features Compatible with LCX and LVT families of products Supports 5V Tolerant Mixed Signal Mode Operation Input can be 3V or 5V Output can be 3V or connected to 5V bus Advanced Low Power CMOS Operation

More information

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3 LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux Features ÎÎF MAX < 1.5GHz ÎÎ10 pairs of differential LVPECL outputs ÎÎLow additive jitter, < 0.03ps (typ) ÎÎSelectable differential input pairs

More information

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP Features ÎÎSupport XTAL or Clock input at 24MHz ÎÎFour buffered outputs support V DDO operation ÎÎVery low phase jitter(rms) : < 1.5ps (max) ÎÎVery low additive jitter:

More information

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A

PI90LV031A PI90LV027A PI90LV017A. 3V LVDS High-Speed Differential Line Drivers. Description. Features PI90LV027A PI90LV031A PI90LV017A PI90LV03A PI90LV027A PI90LV07A 3V LVDS High-Speed Differential Line Drivers Features Signaling Rates >400Mbps (200 MHz) Single 3.3V Power Supply Design ±30mV Differential Swing Maximum Differential Skew

More information

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram. Features Near-Zero propagation delay 5-ohm switches connect inputs to outputs High Bandwidth Operation (>400 MHz) Permits Hot Insertion 5V I/O Tolerant Rail-to-Rail 3.3V or 2.5V Switching 2.5V Supply Voltage

More information

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram Features ÎÎ4 LVPECL outputs ÎÎUp to 1.5GHz output frequency ÎÎUltra low additive phase jitter: < 0.03 ps (typ) (differential 156.25MHz, 12KHz to 20MHz integration range) ÎÎTwo selectable inputs ÎÎLow delay

More information

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND

Features VDD 1 CLK1. Output Divide PLL 2 OE0 GND VDD. IN Transition Detector CLK1 INB. Output Divide PLL 2 OE0 GND DATASHEET ICS58-0/0 Description The ICS58-0/0 are glitch free, Phase Locked Loop (PLL) based clock multiplexers (mux) with zero delay from input to output. They each have four low skew outputs which can

More information

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration.

PI3V314. Low On-Resistance, 3.3V High-Bandwidth 3-Port, 4:1 Mux/DeMux VideoSwitch. Features. Description. Pin Configuration. 3-Port, 4:1 Mux/DeMux VideoSwitch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (375MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V

More information

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MK AMD GEODE GX2 CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET MK1491-09 Description The MK1491-09 is a low-cost, low-jitter, high-performance clock synthesizer for AMD s Geode-based computer and portable appliance applications. Using patented analog Phased-Locked

More information

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop

More information

PI6LC48P25104 Single Output LVPECL Clock Generator

PI6LC48P25104 Single Output LVPECL Clock Generator Features ÎÎSingle differential LPECL output ÎÎOutput frequency range: 145MHz to 187.5MHz ÎÎRMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.3ps (typical) ÎÎFull 3.3 or 2.5 supply

More information

3V LVDS Quad Flow-Through Differential Line Driver. Features. Description. Block Diagram. Pin Configuration. Truth Table

3V LVDS Quad Flow-Through Differential Line Driver. Features. Description. Block Diagram. Pin Configuration. Truth Table Features >00 Mbps (20 MHz) switching rates Flow-through pinout simplifies PCB layout Low Voltage Differential Signaling with output voltages of ±30mV into: 00-ohm load (P90LV04) 300ps typical differential

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-02 Description The ICS670-02 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. Part of IDT

More information

PI6LC48P Output LVPECL Networking Clock Generator

PI6LC48P Output LVPECL Networking Clock Generator Features ÎÎFour differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz

More information

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description

PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval

More information

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration.

ICS2510C. 3.3V Phase-Lock Loop Clock Driver. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Integrated Circuit Systems, Inc. ICS250C 3.3V Phase-Lock Loop Clock Driver General Description The ICS250C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology

More information

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET

ICS LOW PHASE NOISE ZERO DELAY BUFFER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET DATASHEET ICS670-04 Description The ICS670-04 is a high speed, low phase noise, Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. It is identical

More information

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment Features ÎÎLow skew outputs (250 ps) ÎÎPackaged in 8-pin SOIC ÎÎLow power CMOS technology ÎÎOperating Voltages of 1.5 V to 3.3 V ÎÎOutput Enable pin tri-states outputs ÎÎ3.6 V tolerant input clock ÎÎIndustrial

More information

PI6LC48P Output LVPECL Networking Clock Generator

PI6LC48P Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,

More information

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,

More information

PI6LC48P03 3-Output LVPECL Networking Clock Generator

PI6LC48P03 3-Output LVPECL Networking Clock Generator Features ÎÎThree differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 125MHz, 156.25MHz, 312.5MHz,

More information

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration. Features R ON is 4Ω typical Low crosstalk: 27dB @ 250 MHz Near-Zero propagation delay: 250ps Switching speed: 9ns Channel On capacitance: 9pF (typical) Operating Range: +3.0V to +3.6V >2kV ESD protection

More information

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET

ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced

More information

3.3V Zero Delay Buffer

3.3V Zero Delay Buffer 3.3V Zero Delay Buffer Features Zero input-output propagation delay, adjustable by capacitive load on FBK input Multiple configurations see Available Configurations table Multiple low-skew outputs 10-MHz

More information

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch

PI5C3384 PI5C3384C. 10-Bit, 2-Port Bus Switch PI5C3384 PI5C3384C 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra-low quiescent power (0.2μA typical)

More information

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND

Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00

More information

PI5C3384 PI5C3384C PI5C32384 (25Ω)

PI5C3384 PI5C3384C PI5C32384 (25Ω) PI5C3384 PI5C3384C PI5C32384 (25Ω) 0-Bit, 2-Port Bus Switch Features: Near-Zero propagation delay Low noise, 25Ω version (PI5C32384) 5Ω switches connect inputs to outputs (PI5C3384) Direct bus connection

More information

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration.

PI3CH360. Low Voltage, High-Bandwidth, 3-Channel 2:1 Mux/DeMux, NanoSwitch. Features. Description. Block Diagram. Pin Configuration. Low Voltage, High-Bandwidth, 3-Channel 2:1 Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (500 MHz) Beyond Rail-to-Rail switching 5V I/O tolerant

More information

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE

3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE 3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE IDT23S05 FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs

More information

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description.

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description. Features: High-performance solution to switch between video sources Wide bandwidth: >360 MHz Low On-Resistance: 3Ω Low crosstalk at 0 MHz: 58dB Ultra-low quiescent power (0.µA typical) Single supply operation:

More information

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out Features 4-Differential Channel 2:1 Mux/DeMux DVI, HDMI rev 1.1, and HDMI rev 1.2 signal compatible -3dB BW = 1.5 GHz (3.0Gbps) Crosstalk: -35dB@1.65Gbps Switching speed: 4ns Isolation: -37dB@1.65Gbps

More information

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram.

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram. LVPECL Clock Multiplexer Features Pin-to-pin compatible to ICS85352I F MAX 500 MHz Propagation Delay < 4ns Output-to-output skew < 100ps 12 pairs of differential LVPECL outputs Selectable differential

More information

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks

More information

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET

MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low

More information

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer Features 8 single-ended outputs Fanout Buffer Up to 200MHz output frequency Ultra low output additive jitter = 0.01ps (typ.) Selectable reference inputs support Xtal (10~50MHz), singleended and differential

More information

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA

ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part

More information

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration

PI74LPT244. Fast CMOS 3.3V 8-Bit Buffer/Line Driver. Features. Description. Block Diagram. Pin Configuration Fast CMOS 3.3V 8-Bit Buffer/Line Driver Features Compatible with LCX and LVT families of products Supports 5V Tolerant Mixed Signal Mode Operation Input can be 3V or 5V Output can be 3V or connected to

More information

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET

ICS309 SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTH. Description. Features. Block Diagram DATASHEET DATASHEET ICS309 Description The ICS309 is a versatile serially-programmable, triple PLL with spread spectrum clock source. The ICS309 can generate any frequency from 250kHz to 200 MHz, and up to 6 different

More information

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET

ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for

More information

LOW SKEW 1 TO 4 CLOCK BUFFER. Features

LOW SKEW 1 TO 4 CLOCK BUFFER. Features DATASHEET ICS651 Description The ICS651 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is a low skew, small clock buffer. IDT makes many non-pll and

More information

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch Features Near-Zero propagation delay 5Ω switches connect inputs to outputs Direct bus connection when switches are ON Ultra Low Quiescent Power (0.2µA typical) Ideally suited for notebook applications

More information

P3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device

P3P85R01A. 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device 3.3V, 75 MHz to 200 MHz LVCMOS TIMING SAFE Peak EMI Reduction Device Functional Description P3P85R0A is a versatile, 3.3 V, LVCMOS, wide frequency range, TIMING SAFE Peak EMI reduction device. TIMING SAFE

More information

PI6LC4830. HiFlex TM Network Clock Generator. Features. Description. Pin Configuration. Block Diagram

PI6LC4830. HiFlex TM Network Clock Generator. Features. Description. Pin Configuration. Block Diagram IN_SEL PI6LC4830 Features ÎÎ3.3V supply voltage ÎÎ3 HCSL and 1 LVCMOS 100MHz outputs with OE/ function ÎÎ1 LVCMOS 100/50MHz selectable ÎÎ25MHz crystal or differential input ÎÎLow 1ps RMS max integrated

More information

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

PI6C V Low Skew 1-to-4 Differential/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram Features Pin-to-pin compatible to ICS8533-01 Maximum operation frequency: 800MHz 4 pair of differential LVPECL outputs Selectable differential CLK and PCLK inputs CLK, n CLK pair accepts LVDS, LVPECL,

More information

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP) PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal

More information

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (300MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 2.5V and 3.3V supply voltage

More information

ICS Low Skew Fan Out Buffers. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Block Diagram. 28-Pin SSOP & TSSOP

ICS Low Skew Fan Out Buffers. Integrated Circuit Systems, Inc. General Description. Pin Configuration. Block Diagram. 28-Pin SSOP & TSSOP Integrated Circuit Systems, Inc. ICS979-03 Low Skew Fan Out Buffers General Description The ICS979-03 generates low skew clock buffers required for high speed RISC or CISC microprocessor systems such as

More information

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4 Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (500MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 1.8V, 2.5V and 3.3V supply

More information

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET

ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate

More information

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology

More information

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS QUAD PLL CLOCK SYNTHESIZER. Description. Features. Block Diagram PRELIMINARY DATASHEET PRELIMINARY DATASHEET ICS348-22 Description The ICS348-22 synthesizer generates up to 9 high-quality, high-frequency clock outputs including multiple reference clocks from a low frequency crystal or clock

More information

General Purpose Frequency Timing Generator

General Purpose Frequency Timing Generator Integrated Circuit Systems, Inc. ICS951601 General Purpose Frequency Timing Generator Recommended Application: General Purpose Clock Generator Output Features: 17 - PCI clocks selectable, either 33.33MHz

More information

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental

More information

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2)

Features. Phase Detector, Charge Pump, and Loop Filter. External feedback can come from CLK or CLK/2 (see table on page 2) DATASHEET ICS570 Description The ICS570 is a high-performance Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. The A version is recommended

More information

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration.

PI3V514. Low On-Resistance, 3.3V High-Bandwidth 5-port, 4:1 Mux/DeMux VideoSwitch. Description. Features. Pin Configuration. Features Near-Zero propagation delay 5Ω switches connect inputs to outputs High signal passing bandwidth (400 MHz) Beyond Rail-to-Rail switching 5V I/O tolerant with 3.3V supply 2.5V and 3.3V supply voltage

More information

3.3V Zero Delay Buffer

3.3V Zero Delay Buffer 3.3V Zero Delay Buffer Features Zero input-output propagation delay, adjustable by capacitive load on FBK input Multiple configurations, see Available CY2308 Configurations on page 3 Multiple low skew

More information

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology

More information

DESCRIPTION CLKOUT CLK2 CLK4 CLK1 VDD GND SOP-8L

DESCRIPTION CLKOUT CLK2 CLK4 CLK1 VDD GND SOP-8L FEATURES DESCRIPTION Frequency Range 10MHz to 220MHz Zero input - output delay. Low output-to-output skew. Optional Drive Strength: Standard (8mA) PL123E-05 High (12mA) PL123E-05H 2.5 or 3.3, ±10% operation.

More information

ICS High Performance Communication Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram.

ICS High Performance Communication Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram. Integrated Circuit Systems, Inc. ICS905 High Performance Communication Buffer General Description The ICS905 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology

More information

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET

ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device

More information

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET

ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology

More information

Description. Applications

Description. Applications High Performance HCSL Fanout Buffer Features ÎÎ2 HCSL outputs ÎÎUp to 250MHz output frequency ÎÎUltra low additive phase jitter: < 0.1 ps (typ) ÎÎTwo selectable inputs ÎÎLow delay from input to output

More information

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

MK5811C LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET DATASHEET MK5811C Description The MK5811C device generates a low EMI output clock from a clock or crystal input. The device is designed to dither a high emissions clock to lower EMI in consumer applications.

More information

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked

More information

SG500. Low Jitter Spectrum Clock Generator for PowerPC Designs. Approved Product. FREQUENCY TABLE (MHz) PRODUCT FEATURES CONNECTION DIAGRAM

SG500. Low Jitter Spectrum Clock Generator for PowerPC Designs. Approved Product. FREQUENCY TABLE (MHz) PRODUCT FEATURES CONNECTION DIAGRAM PRODUCT FEATURES Supports Power PC CPU s. Supports simultaneous PCI and Fast PCI Buses. Uses external buffer to reduce EMI and Jitter PCI synchronous clock. Fast PCI synchronous clock Separated 3.3 volt

More information

DESCRIPTION CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4

DESCRIPTION CLKA1 CLKA2 CLKA3 CLKA4 CLKB1 CLKB2 CLKB3 CLKB4 PL123-05 PL123-09 FEATURES DESCRIPTION Frequency Range 10MHz to 134 MHz Output Options: o 5 outputs PL123-05 o 9 outputs PL123-09 Zero input - output delay Optional Drive Strength: Standard (8mA) High

More information

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs

More information

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET

ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs

More information

One-PLL General Purpose Clock Generator

One-PLL General Purpose Clock Generator One-PLL General Purpose Clock Generator Features Integrated phase-locked loop Low skew, low jitter, high accuracy outputs Frequency Select Pin 3.3V Operation with 2.5 V Output Option 16-TSSOP Benefits

More information

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior

More information

LOW PHASE NOISE CLOCK MULTIPLIER. Features

LOW PHASE NOISE CLOCK MULTIPLIER. Features DATASHEET Description The is a low-cost, low phase noise, high performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase noise multiplier. Using

More information

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.

More information

Programmable Spread Spectrum Clock Generator for EMI Reduction

Programmable Spread Spectrum Clock Generator for EMI Reduction CY25200 Features Programmable Spread Spectrum Clock Generator for EMI Reduction Benefits Wide operating output (SSCLK) frequency range 3 200 MHz Programmable spread spectrum with nominal 31.5-kHz modulation

More information

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0

ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0 Low Skew PCI / PCI-X Buffer General Description The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications

More information

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01 DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide

More information

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DATASHEET MK2771-16 Description The MK2771-16 is a low-cost, low-jitter, high-performance VCXO and clock synthesizer designed for set-top boxes. The on-chip Voltage Controlled Crystal Oscillator accepts

More information

ICS9112A-16. Low Skew Output Buffer. General Description. Pin Configuration. Block Diagram. 8 pin SOIC, TSSOP

ICS9112A-16. Low Skew Output Buffer. General Description. Pin Configuration. Block Diagram. 8 pin SOIC, TSSOP Low Skew Output Buffer General Description The ICS92A-6 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the REF

More information

General Purpose Clock Synthesizer

General Purpose Clock Synthesizer 1CY 290 7 fax id: 3521 CY2907 General Purpose Clock Synthesizer Features Highly configurable single PLL clock synthesizer provides all clocking requirements for numerous applications Compatible with all

More information

TITLE MICROCIRCUIT, DIGITAL, 200 MHz GENERAL PURPOSE CLOCK BUFFER, PCI-X COMPLIANT, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED

TITLE MICROCIRCUIT, DIGITAL, 200 MHz GENERAL PURPOSE CLOCK BUFFER, PCI-X COMPLIANT, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REISIONS LTR DESCRIPTION DTE PPROED dd top side marking in section 6.3.-phn 13-03-21 Thomas M. Hess B Correct part number in section 6.3. - phn 14-05-05 Thomas M. Hess Prepared in accordance with SME Y14.24

More information

Features. Applications

Features. Applications PCIe Fanout Buffer 267MHz, 8 HCSL Outputs with 2 Input MUX PrecisionEdge General Description The is a high-speed, fully differential 1:8 clock fanout buffer optimized to provide eight identical output

More information

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch PI5C8 PI5C28 (25Ω) Features Near-Zero propagation delay 5Ω or 25Ω switches connect inputs to outputs Direct bus connection when switches are ON 32X384 function with flow through pinout make board layout

More information

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features. Features USB 2.0 compliant (high speed and full speed) R ON is 5.5Ω typical @ V CC = 3.0V Low bit-to-bit skew Low Crosstalk: 40dB @ 500 Mbps Off Isolation: 35dB @ 500 Mbps Near-Zero propagation delay:

More information

PI6CX201A. 25MHz Jitter Attenuator. Features

PI6CX201A. 25MHz Jitter Attenuator. Features Features PLL with quartz stabilized XO Optimized for MHz input/output frequency Other frequencies available Low phase jitter less than 30fs typical Free run mode ±100ppm Single ended input and outputs

More information

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram.

PI3B V, Synchronous 16-Bit to 32-Bit FET Mux/DeMux NanoSwitch. Description. Features. Pin Configuration. Block Diagram. PI363 3.3, Synchronous 6-it to 3-it FET Mux/DeMux NanoSwitch Features Near-Zero propagation delay. Ω Switches Connect etween Two Ports Packaging: - -pin 40mil Wide Thin Plastic TSSOP (A) - -pin 300mil

More information

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET

ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a

More information