International Research Journal of Engineering and Technology (IRJET) e-issn: Volume: 03 Issue: 07 July p-issn:
|
|
- Johnathan Harvey
- 5 years ago
- Views:
Transcription
1 Performance Analysis of Different Soft Techniques Applied in Multilevel Inverter for Harmonic Elimination R. Rakshitha 1, Vishwanath B.R 2 1 PG Student, Dept. of Electronics and Communication Engineering, Rajeev Institute of Technology Hassan, Karnataka rrakshu91@gmail.com 2 Asst. Professor, Dept. of Electronics and Communication Engineering, Rajeev Institute of Technology Hassan, Karnataka vishwa_br@yahoo.co.in *** Abstract - Now a day s Microcontroller is found to be very advantageous in developing electronics circuit. It has shorter0design cycle, lesser0complexity, lower0cost and higher0density. This project presents a Microcontroller based gate signal generator for Cascaded Multilevel inverter employing a selective Harmonic Elimination Pulse width modulation (SHEPWM) switching strategy to regulate its output voltage. There are totally different Soft switching optimization techniques, here during this project some special improvement techniques like Genetic algorithmic program (GA), Particle Swarm improvement (PSO) are applied MLI to determine the switching angles. The switching0angles are calculated such that0the constraints of SHEPWM are met which controls the switching of the thereby0eliminating the lower order0 harmonics and minimizing the Total0Harmonic Distortion (THD) while maintaining0the required fundamental voltage. Simulation0results are observed0in SIMULINK.The switching angles obtained from0the MATLAB are used in PIC0to generate the pulses. The structure0is then implemented0in PIC. The PIC kit is interfaced0with the 9 level hardw are and the results are observed0in oscilloscope. Key Words: PWM, GA, PSO, SHEPWM. 1. Introduction Electrical energy is particularly valuable goods and plenty of market studies demonstrate that the demand for electricity is regularly increasing exponentially [2]. Currently a day s electricity has become a really basic necessity of human race. It s needed nearly for each and every work in our day to day life. India although could be a developing country nearly 30-40% [5]of the people doesn't have the luxurious of electricity in their life and plenty of market surveys have shown that the demand for electricity is growing exponentially[5]. As a result of the restricted accessibility of electricity and ever increasing oil costs, however, a replacement technical age has begun associate age during which the goal is to scale back electricity consumption and promote analysis into different sources of energy. As a result, continuous enhancements are desperately required on the potency front altogether industrial and client applications. Inverters play an important role in conversion of DC current obtained from these renewable sources of energy into AC current. once this process is done there'll be some loss in power due to the presence of harmonics and total harmonic distortion.so so as to achieve maximum power conversion and to prevent the device from getting damaged it is desirable to remove these harmonics and to attenuate the THD[7]. Many researches square measure being carried enter this field to achieve output voltage with minimum THD. As a result of increasing demand of high power inverter unit, multilevel inverters square measure gaining more attention in industries [6]. In Multilevel electrical converter the output is obtained by adding many electrical converter units which ends with a step wave form which is nearer to a wave therefore reducing the THD. Multilevel electrical converter are used in low and high voltage applied in versatile AC transmission systems (FACTS), laminators, compressors, UPS systems, plasma, STATCOM applications etc,. In this paper Genetic algorithm (GA) and Particle swarm optimization technique (PSO) which is a computational heuristic search algorithm is used to find the switching angles from the non-linear transcendental equation of SHEPWM. GA and PSO provides optimization by finding the solution for the whole range of modulation index (M.I) unlike the conventional Newton-Rapson method[7] which fails to provide the solution for the whole range of M.I and reduces the harmonics instead of eliminating them. The main aim of this paper is to eliminate harmonics of three phase 9-level Using SHEPWM [5] based on GA and PSO while maintaining the required fundamental frequency. The simulation result shows that the SHEPWM efficiently eliminate the harmonics and minimizes the Total Harmonic Distortion (THD).Here results of both PSO and GA are compared and results are analyzed both in matlab and microcontroller. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 529
2 2.1. GA Method 2. Proposed Work Genetic algorithm is applied to solve problems iteration by iteration. It is used to solve constrained and unconstrained problems. It is based on concept of natural selection. The complete process is divided as selection, mutation and crossover [6]. The below diagram shows the flowchart of genetic algorithm: Different steps followed in the implementation of the GA are as follows: Step 1: Initialization of tournament number and population number PSO is used as a search space for a given problem. It is used to find the settings required to enlarge a particular problem [7].PSO is derived with two different concepts first swarm intelligence is observed by habits of different kinds of animals. Examples are birds and fish. Next it is derived with different computation. PSO was invented by Kennedy & Eberhart. It came into existence in 1995.Influenced by social manner and movement economics of insects, birds and fish. Worldwide upgrade-less suited search method Suited to variation in problems. Here the output is comparable to Genetic algorithms. It is applied for different types of problems. Step 2: Random generation of bits. Step 3: Calculation of string values. Step 4: Define upper and lower bounds. Step 5: Fitness value calculation. Step 6: Tournament selection. Step 7: Parent and children selection for crossover and mutation. Step 8: Fitness function evaluation. Step 9: Converged output (Switching angles) Fig 2: Flowchart of PSO algorithm [7] 3. Methodology 2.2 PSO Method Fig 1: Flowchart of GA algorithm [5] The PSO algorithm consists of just three steps, which are repeated until some stopping conditions: Evaluate the fitness of each particle. Update individual and global best fitness s and positions Update velocity and position of each particle 9-level cascaded multilevel inverters are developed in Simulink. MATLAB/SIMULINK software is used for simulation and verification of proposed PWM strategy for multilevel inverters. The pulses required for are obtained using SHEPWM technique and optimization is achieved by comparing with different soft techniques such as GA, PSO algorithms. Pulses are generated using Microcontroller. The processor is designed using C coding method, simulated using MP Lab simulator and implemented using PICKIT2 synthesis tool. PICKIT2 synthesis tool is used to interface with the hardware and the results are observed in oscilloscope. Discuss the results obtained from both MATLAB/SIMULINK and Microcontroller. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 530
3 4. Implementation 4.1. Calculation of switching angle Harmonic distortion of waveform is mainly observed switching angles for each voltage is calculated. In project switching angles are calculated for both PSO and GA are calculated. When the angels are good, the corresponding THD will also be good. Here PSO gives the good performance and THD value is very less. For calculating the switching angle, the output waveform should be considered. The output is represented by the term r (t), Using the above equation corresponding angles can be calculated. The below table represents the angles calculated for GA algorithm. M.I a1 a2 a Table 1: switching angles for different modulation index obtained from GA M.I a1 a2 a It is employed to characterize the one-dimensionality of audio systems and therefore the power quality of electrical power systems. Distortion issue could be a closely connected term, generally used as a word. In audio system, lower distortion suggests that the elements during a speaker unit, instrumentation or mike or different equipment turn out a additional correct replica of Associate in Nursing sound recording.... (2) By using the above equation the value of THD can be calculated. The below table represents the THD obtained by using the below equation. FIVE SEVEN NINE 5 th order 7 th order 9 th order THD in harmonics harmonics harmonics % 12.1% 14.9% 9.8% 33.3% 1.4% 1.8% 2.0% 28.0% 0.7% 0.01% 0.07% 13.6% Table 3: Comparison between 5, 7 and 9 level 4.3. Hardware Implementation The above figure shows the block diagram of hardware implementation. Here FPGA controller is used to generate the pulses. The coding for FPGA is done in HDL coding. Buffer is used to amplify the circuit. It acts as a non inverting amplifier. When controller is directly connected to hardware due to the reverse current a high voltage flows to the hardware. Therefore there will be damage to the circuit. Table 2: switching angles for different modulation index obtained from PSO 4.2. Calculation of total harmonic distortion The total harmonic distortion, or THD, of a symptom could be a measuring of the harmonic distortion and is outlined because the quantitative relation of the total of the facility's of all harmonic elements to the power of the elemental frequency. Fig 3: Hardware Implementation [4] 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 531
4 In order to avoid the damage driver circuit is used. The hardware consist of 2 H Bridges with 8 IGBT switches. It consists of 8 driver circuit with 2 buffers and a diode.3 step down transformers are used, 1 for controller and other 2 for 2 H bridges. Pulses are sent from controller, the corresponding waveform is seen in CRO or digital oscilloscope. 5. Results and discussion Figure 6 shows graph between the switching angles and the modulation index. In calculation of switching angle the firing angles as assumed as normalized values. Switching angles are then calculated by using the equation. Modulation index ranges from 0 to 1.PSO angle range is from 0 to 90.obtained angles are known as alpha 1, alpha 2, alpha 3 etc.when the obtained switching angles are good, there will be more THD reduction. Here in the project PSO is found to be having good switching angles Matlab Results Figure 4 shows the plotting of modulation index versus THD. The normalized value of modulation index is from 0 to 1.The graph shows the reduction of THD with modulation index. Here genetic algorithm is implemented and THD is reduced to 2.9.switching angles are calculated and then THD is calculated by putting those angles. Fig 6: modulation versus switching angles of PSO 5.2. Comparison Result Fig 4: Modulation Index versus THD of GA Figure 5 shows the plotting of switching angles versus Modulation index and from the graph it can be seen that for modulation index 0.8 the best solutions are obtained. The main advantage of using GA is that the solutions for the whole range of M.I can be obtained and the best solutions can be used to achieve optimization. Fig 5: Modulation Index versus Switching Angles of GA Fig 7: comparison of THD reduction of GA and PSO 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 532
5 Parameter GA method PSO method THD Reduction 2.9% 2.1% TABLE 4: Comparision result of GA and PSO 5.3 Hardware Result 6.2. References [1] Mariusz Malinowski, K. Gopakumar Jose Rodriguez, Marcelo A. Perez, Different topologies, control strategies and modulation techniques, IEEE TRANS. On computer applications, [2] Zhongyuan0Cheng, and Bin0Wu, A Novel0Switching Sequence0Design for Five-Level0NPC/H-Bridge Inverters0With Improved0Output Voltage0Spectrum and Minimized0Device Switching0Frequency, IEEE Trans. On Power Electronics, Nov [3] Pablo Lezana, José Rodríguez, and Diego A. Oyarzún, Cascaded0Multilevel Inverter With0Regeneration Capability and Reduced0Number of Switches, IEEE Trans. On Industrial0Electronics, March [4] Fang Gao, Gang Cui and Hongwei Liu, Integration of GA and Cultural algorithms for constrained optimization, IEEE Trans on industrial electronics, June Fig 8: Output staircase wave form of 9 levels 6. CONCLUSIONS The 5 level, 7 level and 9 level cascaded structure inverters area unit designed and enforced in MATLAB/SIMULINK. The pulses needed to drive the area unit generated by Selective Harmonic Elimination Pulse dimension Modulation technique. The shift angles for SHEPWM area unit calculated by Genetic rule and PSO rule. From the simulation results obtained that is listed within the table 1 it may be seen that because the range of levels will increase the entire Harmonic Distortion reduces. THD is 12.29%, the DC element is 0.036v. 5 th order harmonics is reduced to 0.7%, 7 th order harmonics is reduced to 0.01% and 9 th order harmonics is reduced to 0.07%.The hardware nine level is enforced in PIC platform and PIC KIT synthesis tool and also the simulation results area unit discovered in CRO Future Work In the proposed project Genetic Algorithm, PSO algorithm, is compared and THD is calculated.thd reduction in PSO algorithm is more when compared to the Genetic algorithm. Pulses are generated and applied to the 9 level hardware and the result is seen in CRO.As a future work one could try to develop algorithmic hardware in PIC platform and generate the signals by comparing the algorithms. And also higher level hardware can be implemented in the PIC platform. One could try to develop FPGA based 9 level hardware and generate the signals. [5] Deepak Singh and Ankit sirmorya, Solving real optimization problem using GA with employed BEE (GAEB), IEEE Trans on power electronics, 2009 [6] Arun Kumar and Gowdra Vinay Kumar, Design of gating pulse generation on FPGA using CORDIC Algorithm for, [EEE Trans. On computer science, 2011 [7] Jaco F.Schutte, The particle swarm optimization algorithm, IEEE TRANS.On structural applications, BIOGRAPHY R RAKSHITHA, pursuing M.Tech in VLSI Design and Embedded Systems at Rajeev Institute of Technology, Hassan. Completed B.E. in Electronics and Communication Engineering from Bangalore college of Engineering and Technology, Bangalore. Vishwanath B.R., presently working as Asst. Professor in Dept. of Electronics and Communication Engineering at Rajeev Institute of Technology, Hassan. Completed B.E. in Electronics and Communication Engineering from Ghousia College of Engineering, Ramnagar and Mtech from P.E.S.C.E, Mandya. 2016, IRJET Impact Factor value: 4.45 ISO 9001:2008 Certified Journal Page 533
Comparison of GA and PSO Algorithms in Cascaded Multilevel Inverter Using Selective Harmonic Elimination PWM Technique
ISSN (Print) : 30 3765 ISSN (Online): 78 8875 (An ISO 397: 007 Certified Organization) Vol. 3, Issue 4, April 014 Comparison of GA and PSO Algorithms in Cascaded Multilevel Inverter Using Selective Harmonic
More informationTHD Minimization in Single Phase Symmetrical Cascaded Multilevel Inverter Using Programmed PWM Technique
THD Minimization in Single Phase Symmetrical Cascaded Multilevel Using Programmed PWM Technique M.Mythili, N.Kayalvizhi Abstract Harmonic minimization in multilevel inverters is a complex optimization
More informationAn Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction
Volume-6, Issue-4, July-August 2016 International Journal of Engineering and Management Research Page Number: 456-460 An Implementation of 9-Level MLI using IPD-Topology for Harmonic Reduction Harish Tata
More informationStudy of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor
Study of Unsymmetrical Cascade H-bridge Multilevel Inverter Design for Induction Motor Pinky Arathe 1, Prof. Sunil Kumar Bhatt 2 1Research scholar, Central India Institute of Technology, Indore, (M. P.),
More informationHarmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm
Harmonic Minimization for Cascade Multilevel Inverter based on Genetic Algorithm Ranjhitha.G 1, Padmanaban.K 2 PG Scholar, Department of EEE, Gnanamani College of Engineering, Namakkal, India 1 Assistant
More informationSymmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 12, Issue 10 (October 2016), PP.70-74 Symmetrical Multilevel Inverter with Reduced
More informationDWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION
Volume 117 No. 16 2017, 757-76 ISSN: 1311-8080 (printed version); ISSN: 131-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu DWINDLING OF HARMONICS IN CML INVERTER USING GENETIC ALGORITHM OPTIMIZATION
More informationTotal Harmonic Distortion Minimization of Multilevel Converters Using Genetic Algorithms
Applied Mathematics, 013, 4, 103-107 http://dx.doi.org/10.436/am.013.47139 Published Online July 013 (http://www.scirp.org/journal/am) Total Harmonic Distortion Minimization of Multilevel Converters Using
More informationReduction of THD in Thirteen-Level Hybrid PV Inverter with Less Number of Switches
Circuits and Systems, 2016, 7, 3403-3414 Published Online August 2016 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2016.710290 Reduction of THD in Thirteen-Level Hybrid PV Inverter
More informationIMPLEMENTATION OF MODIFIED REDUCED SWITCH MULTILEVEL INVERTER USING MCPWM AND MSPWM TECHNIQUES
IMPLEMENTATION OF MODIFIED REDUCED SWITCH MULTILEVEL INVERTER USING MCPWM AND MSPWM TECHNIQUES V. Sudha and K. Vijayarekha Shanmugha Arts, Science, Technology and Research Academy, Thanjavur, India E-Mail:
More informationA Comparative Survey On Harmonic Optimization Of Multilevel Inverter
A Comparative Survey On Harmonic Optimization Of Multilevel Inverter Tikeshwar Gajpal 1, Nivedita Hedau 2 1Dept. of Electronics and Telecommunication Engineering, Raipur Institute of Technology, C.G.,
More informationTHD Minimization of 3-Phase Voltage in Five Level Cascaded H- Bridge Inverter
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-676,p-ISSN: 2320-333, Volume, Issue 2 Ver. I (Mar. Apr. 206), PP 86-9 www.iosrjournals.org THD Minimization of 3-Phase Voltage
More informationLow Order Harmonic Reduction of Three Phase Multilevel Inverter
Journal of Scientific & Industrial Research Vol. 73, March 014, pp. 168-17 Low Order Harmonic Reduction of Three Phase Multilevel Inverter A. Maheswari 1 and I. Gnanambal 1 Department of EEE, K.S.R College
More informationThe Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm
The Selective Harmonic Elimination Technique for Harmonic Reduction of Multilevel Inverter Using PSO Algorithm Maruthupandiyan. R 1, Brindha. R 2 1,2. Student, M.E Power Electronics and Drives, Sri Shakthi
More informationAnalysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor
Analysis of Asymmetrical Cascaded 7 Level and 9 Level Multilevel Inverter Design for Asynchronous Motor Nayna Bhargava Dept. of Electrical Engineering SATI, Vidisha Madhya Pradesh, India Sanjeev Gupta
More informationImplementation of simulation based novel PWM scheme for harmonic reduction in three phase voltage source converter.
Implementation of simulation based novel PWM scheme for harmonic reduction in three phase voltage source converter. Madake Rajendra 1, Nimbalkar Nikita 2, Dr. A.M.Mulla 3, Patil Swapnil 4 1 Student, Electrical
More informationA COMPARATIVE STUDY OF HARMONIC ELIMINATION OF CASCADE MULTILEVEL INVERTER WITH EQUAL DC SOURCES USING PSO AND BFOA TECHNIQUES
ISSN: -138 (Online) A COMPARATIVE STUDY OF HARMONIC ELIMINATION OF CASCADE MULTILEVEL INVERTER WITH EQUAL DC SOURCES USING PSO AND BFOA TECHNIQUES RUPALI MOHANTY a1, GOPINATH SENGUPTA b AND SUDHANSU BHUSANA
More informationA Novel Three Phase Asymmetric Multilevel Inverter with. Series H-bridges
A Novel Three Phase Asymmetric Multilevel Inverter with Series H-bridges 1 D.Nagendra Babu, 2 M.Mahesh, 3 M.Rama Sekhara Reddy 1 PG Scholar, Dept of EEE, JNTUACE, Anantapuramu, AP, India. 2 Lecturer, Dept
More informationSimulation of Single Phase Multilevel Inverters with Simple Control Strategy Using MATLAB
Simulation of Single Phase Multi Inverters with Simple Control Strategy Using MATLAB Rajesh Kr Ahuja 1, Lalit Aggarwal 2, Pankaj Kumar 3 Department of Electrical Engineering, YMCA University of Science
More informationSimulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source
Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source Ramakant Shukla 1, Rahul Agrawal 2 PG Student [Power electronics], Dept. of EEE, VITS, Indore, Madhya pradesh, India 1 Assistant
More informationDevelopment of Multilevel Inverters for Control Applications
International Research Journal of Engineering and Technology (IRJET) e-issn: 2395-56 Volume: 3 Issue: 1 Jan-216 www.irjet.net p-issn: 2395-72 Development of Multilevel Inverters for Control Applications
More informationSimulation and Experimental Results of 7-Level Inverter System
Research Journal of Applied Sciences, Engineering and Technology 3(): 88-95, 0 ISSN: 040-7467 Maxwell Scientific Organization, 0 Received: November 3, 00 Accepted: January 0, 0 Published: February 0, 0
More informationStudy of five level inverter for harmonic elimination
Study of five level for harmonic elimination Farha Qureshi1, Surbhi Shrivastava 2 1 Student, Electrical Engineering Department, W.C.E.M, Maharashtra, India 2 Professor, Electrical Engineering Department,
More informationImplementation of Novel Low Cost Multilevel DC-Link Inverter with Harmonic Profile Improvement
Implementation of Novel Low Cost Multilevel DC-Lin Inverter with Harmonic Profile Improvement R. Kavitha 1 P. Dhanalashmi 2 Rani Thottungal 3 Abstract Harmonics is one of the most important criteria that
More informationLiterature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches
Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches P.Bhagya [1], M.Thangadurai [2], V.Mohamed Ibrahim [3] PG Scholar [1],, Assistant Professor [2],
More informationSeries Parallel Switched Multilevel DC Link Inverter Fed Induction Motor
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 4 (2014), pp. 327-332 Research India Publications http://www.ripublication.com/aeee.htm Series Parallel Switched Multilevel
More informationA Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches
Page number 1 A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches Abstract The demand for high-voltage high-power inverters is increasing, and it
More informationA 5-Level Single Phase Flying Capacitor Multilevel Inverter
A 5-Level Single Phase Flying Capacitor Multilevel Inverter Abstract-This paper presents a single phase 5 level Flying Capacitor Multilevel Inverter. In order to obtain multilevel output voltage waveforms,
More informationTHD Minimization of the Output Voltage for Asymmetrical 27-Level Inverter using GA and PSO Methods
THD Minimization of the Output Voltage for Asymmetrical 27-Level Inverter using GA and PSO Methods A. A. Khodadoost Arani*, J. S. Moghani* (C.A.), A. Khoshsaadat*, G. B. Gharehpetian* Abstract: Multilevel
More informationCARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS
CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS 1 S.LEELA, 2 S.S.DASH 1 Assistant Professor, Dept.of Electrical & Electronics Engg., Sastra University, Tamilnadu, India
More informationAnalysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches
Analysis and Simulation of Multilevel DC-link Inverter Topology using Series-Parallel Switches Raj Kiran Pandey 1, Ashok Verma 2, S. S. Thakur 3 1 PG Student, Electrical Engineering Department, S.A.T.I.,
More informationSELECTIVE HARMONIC ELIMINATION ON A MULTILEVEL INVERTER USING ANN AND GE- NETIC ALGORITHM OPTIMIZATION
International Journal of Scientific & Engineering Research, Volume 7, Issue 5, May-2016 143 SELECTIVE HARMONIC ELIMINATION ON A MULTILEVEL INVERTER USING ANN AND GE- NETIC ALGORITHM OPTIMIZATION SINDHU
More informationCOMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM
COMPARATIVE ANALYSIS OF SELECTIVE HARMONIC ELIMINATION OF MULTILEVEL INVERTER USING GENETIC ALGORITHM S.Saha 1, C.Sarkar 2, P.K. Saha 3 & G.K. Panda 4 1&2 PG Scholar, Department of Electrical Engineering,
More informationKeywords Cascaded Multilevel Inverter, Insulated Gate Bipolar Transistor, Pulse Width Modulation, Total Harmonic Distortion.
A Simplified Topology for Seven Level Modified Multilevel Inverter with Reduced Switch Count Technique G.Arunkumar*, A.Prakash**, R.Subramanian*** *Department of Electrical and Electronics Engineering,
More informationSWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS
International Journal of Electrical and Electronics Engineering Research (IJEEER) ISSN 2250-155X Vol. 3, Issue 2, Jun 2013, 249-260 TJPRC Pvt. Ltd. SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE
More informationThree Phase 11-Level Single Switch Cascaded Multilevel Inverter
The International Journal Of Engineering And Science (IJES) Volume 3 Issue 3 Pages 19-25 2014 ISSN(e): 2319 1813 ISSN(p): 2319 1805 Three Phase 11-Level Single Switch Cascaded Multilevel Inverter Rajmadhan.D
More informationISSN Vol.05,Issue.05, May-2017, Pages:
WWW.IJITECH.ORG ISSN 2321-8665 Vol.05,Issue.05, May-2017, Pages:0777-0781 Implementation of A Multi-Level Inverter with Reduced Number of Switches Using Different PWM Techniques T. RANGA 1, P. JANARDHAN
More informationA Novel Cascaded Multilevel Inverter Using A Single DC Source
A Novel Cascaded Multilevel Inverter Using A Single DC Source Nimmy Charles 1, Femy P.H 2 P.G. Student, Department of EEE, KMEA Engineering College, Cochin, Kerala, India 1 Associate Professor, Department
More informationA Simplified Topology for Nine level Modified Cascaded H-bridge Multilevel Inverter with Reduced Number of Switch & Low THD
A Simplified Topology for Nine level Modified Cascaded H-bridge Multilevel Inverter with Reduced Number of Switch & Low THD Vivekkumar.A.Patel 1, Prakash.K. Jariwala 2, Divyakant.V.Parmar 3, Pratik.B.Patel
More informationCascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter
Cascaded Connection of Single-Phase & Three-Phase Multilevel Bridge Type Inverter Mukesh Kumar Sharma 1 Ram Swaroop 2 Mukesh Kumar Kuldeep 3 1 PG Scholar 2 Assistant Professor 3 PG Scholar SIET, SIKAR
More informationSPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE
SPECIFIC HARMONIC ELIMINATION SCHEME FOR NINELEVEL CASCADED H- BRIDGE INVERTER FED THREE PHASE INDUCTION MOTOR DRIVE A. Maheswari, Dr. I. Gnanambal Department of EEE, K.S.R College of Engineering, Tiruchengode,
More informationComparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive
Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive Gleena Varghese 1, Tissa Tom 2, Jithin K Sajeev 3 PG Student, Dept. of Electrical and Electronics Engg., St.Joseph
More informationA Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding
A Fifteen Level Cascade H-Bridge Multilevel Inverter Fed Induction Motor Drive with Open End Stator Winding E. Chidam Meenakchi Devi 1, S. Mohamed Yousuf 2, S. Sumesh Kumar 3 P.G Scholar, Sri Subramanya
More informationGA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches
Proceedings of the World Congress on Engineering and Computer Science 215 Vol I GA Based Selective Harmonic Elimination for Multilevel Inverter with Reduced Number of Switches Hulusi Karaca, Enes Bektaş
More informationHARMONIC ELIMINATION IN MULTILEVEL INVERTERS FOR SOLAR APPLICATIONS USING DUAL PHASE ANALYSIS BASED NEURAL NETWORK
HARMONIC ELIMINATION IN MULTILEVEL INVERTERS FOR SOLAR APPLICATIONS USING DUAL PHASE ANALYSIS BASED NEURAL NETWORK 1 V.J.VIJAYALAKSHMI, 2 Dr.C.S.RAVICHANDRAN, 3 Dr.A.AMUDHA, 4 V.KARTHIKEYAN 1 Assistant
More informationSwitching Angle Calculation By EP, HEP, HH And FF Methods For Modified 11-Level Cascade H-Bridge Multilevel Inverter
International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 6 Issue 12 December 2017 PP. 69-75 Switching Angle Calculation By EP, HEP, HH And FF Methods
More informationElectrical Distribution System with High power quality Based on Power Electronic Transformer
Electrical Distribution System with High power quality Based on Power Electronic Transformer Dr. Raaed Faleh Hassan Assistant Professor, Dept. of medical Instrumentation Eng. Techniques college of Electrical
More informationPerformance Evaluation of a Cascaded Multilevel Inverter with a Single DC Source using ISCPWM
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 5, Number 1 (2012), pp. 49-60 International Research Publication House http://www.irphouse.com Performance Evaluation of a Cascaded
More informationA Novel Three Phase Asymmetric Multi Level Inverter Fed To Induction Motor Drive
A Novel Three Phase Asymmetric Multi Level Inverter Fed To Induction Motor Drive D. Nagendra Babu 1 1Asst Professor, Dept of EEE, Vaagdevi Institute of Technology and Science, Proddatur, YSR DIST. AP,
More informationA New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity
A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity Prakash Singh, Dept. of Electrical & Electronics Engineering Oriental Institute of Science & Technology Bhopal,
More informationADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS
Volume 120 No. 6 2018, 7795-7807 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ ADVANCED PWM SCHEMES FOR 3-PHASE CASCADED H-BRIDGE 5- LEVEL INVERTERS Devineni
More informationISSN: International Journal of Science, Engineering and Technology Research (IJSETR) Volume 1, Issue 5, November 2012
Modified Approach for Harmonic Reduction in Multilevel Inverter Nandita Venugopal, Saipriya Ramesh, N.Shanmugavadivu Department of Electrical and Electronics Engineering Sri Venkateswara College of Engineering,
More informationTHREE PHASE SEVENTEEN LEVEL SINGLE SWITCH CASCADED MULTILEVEL INVERTER FED INDUCTION MOTOR
International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 7, Issue 4, July-August 2016, pp. 72 78, Article ID: IJARET_07_04_010 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=7&itype=4
More informationCHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR
85 CHAPTER 5 PERFORMANCE EVALUATION OF SYMMETRIC H- BRIDGE MLI FED THREE PHASE INDUCTION MOTOR 5.1 INTRODUCTION The topological structure of multilevel inverter must have lower switching frequency for
More informationHARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING GENETIC ALGORITHMS
HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING GENETIC ALGORITHMS C. Udhaya Shankar 1, J.Thamizharasi 1, Rani Thottungal 1, N. Nithyadevi 2 1 Department of EEE,
More informationSPACE VECTOR PULSE WIDTH MODULATION SCHEME FOR INTERFACING POWER TO THE GRID THROUGH RENEWABLE ENERGY SOURCES
SPACE VECTOR PULSE WIDTH MODULATION SCHEME FOR INTERFACING POWER TO THE GRID THROUGH RENEWABLE ENERGY SOURCES Smt N. Sumathi M.Tech.,(Ph.D) 1, P. Krishna Chaitanya 2 1 Assistant Professor, Department of
More informationModified Multilevel Inverter Topology for Driving a Single Phase Induction Motor
Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor Divya Subramanian 1, Rebiya Rasheed 2 M.Tech Student, Federal Institute of Science And Technology, Ernakulam, Kerala, India
More informationA COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES
A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES Swathy C S 1, Jincy Mariam James 2 and Sherin Rachel chacko 3 1 Assistant Professor, Dept. of EEE, Sree Buddha College of Engineering
More informationMultilevel DC-link Inverter Topology with Less Number of Switches
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 4, Number 1 (2014), pp. 67-72 Research India Publications http://www.ripublication.com/aeee.htm Multilevel DC-link Inverter Topology
More informationSINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION
SINGLE PHASE THIRTY ONE LEVEL INVERTER USING EIGHT SWITCHES TOWARDS THD REDUCTION T.Ramachandran 1, P. Ebby Darney 2 and T. Sreedhar 3 1 Assistant Professor, Dept of EEE, U.P, Subharti Institute of Technology
More informationHybrid Five-Level Inverter using Switched Capacitor Unit
IJIRST International Journal for Innovative Research in Science & Technology Volume 3 Issue 04 September 2016 ISSN (online): 2349-6010 Hybrid Five-Level Inverter using Switched Capacitor Unit Minu M Sageer
More informationTiming Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters
Timing Diagram to Generate Triggering Pulses for Cascade Multilevel Inverters Nageswara Rao. Jalakanuru Lecturer, Department of Electrical and computer Engineering, Mizan-Tepi university, Ethiopia ABSTRACT:
More informationA Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources
A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources P.Umapathi Reddy 1, S.Sivanaga Raju 2 Professor, Dept. of EEE, Sree Vidyanikethan Engineering College, Tirupati, A.P.
More informationThree Phase 15 Level Cascaded H-Bridges Multilevel Inverter for Motor Drives
American-Eurasian Journal of Scientific Research 11 (1): 21-27, 2016 ISSN 1818-6785 IDOSI Publications, 2016 DOI: 10.5829/idosi.aejsr.2016.11.1.22817 Three Phase 15 Level Cascaded H-Bridges Multilevel
More informationPower Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation Schemes
International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-869, Volume-3, Issue-4, April 21 Power Quality Enhancement of Diode Clamped Multilevel Inverter Using Different Modulation
More informationMODIFIED CASCADED MULTILEVEL INVERTER WITH GA TO REDUCE LINE TO LINE VOLTAGE THD
INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY (IJEET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976 6545(Print) ISSN 0976
More informationImplementation of a Low Cost PWM Voltage Source Multilevel Inverter
International Journal of Engineering and Technology Volume No., February, 01 Implementation of a Low Cost PWM Voltage Source Multilevel Inverter Neelashetty Kashappa 1, Ramesh Reddy K 1 EEE Department,
More informationThe Application of Genetic Algorithms in Electrical Drives to Optimize the PWM Modulation
The Application of Genetic Algorithms in Electrical Drives to Optimize the PWM Modulation ANDRÉS FERNANDO LIZCANO VILLAMIZAR, JORGE LUIS DÍAZ RODRÍGUEZ, ALDO PARDO GARCÍA. Universidad de Pamplona, Pamplona,
More informationCOMPARATIVE STUDY ON MCPWM STRATEGIES FOR 15 LEVEL ASYMMETRIC INVERTER
COMPARATIVE STUDY ON MCPWM STRATEGIES FOR 15 LEVEL ASYMMETRIC INVERTER V.ARUN #1, B.SHANTHI #2, K.RAJA #3 #1 Department of EEE, Arunai Engineering College, Thiruvannamalai, Tamilnadu, India. #2 Centralised
More informationDiode Clamped Multilevel Inverter for Induction Motor Drive
International Research Journal of Engineering and Technology (IRJET) e-issn: 239-6 Volume: Issue: 8 Aug 28 www.irjet.net p-issn: 239-72 Diode Clamped Multilevel for Induction Motor Drive Sajal S. Samarth,
More informationSwitching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive
pp 36 40 Krishi Sanskriti Publications http://www.krishisanskriti.org/areee.html Switching of Three Phase Cascade Multilevel Inverter Fed Induction Motor Drive Ms. Preeti 1, Prof. Ravi Gupta 2 1 Electrical
More informationSpeed Control of Induction Motor using Multilevel Inverter
Speed Control of Induction Motor using Multilevel Inverter 1 Arya Shibu, 2 Haritha S, 3 Renu Rajan 1, 2, 3 Amrita School of Engineering, EEE Department, Amritapuri, Kollam, India Abstract: Multilevel converters
More informationEnhanced Performance of Multilevel Inverter Fed Induction Motor Drive
Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive Venkata Anil Babu Polisetty 1, B.R.Narendra 2 PG Student [PE], Dept. of EEE, DVR. & Dr.H.S.MIC College of Technology, AP, India 1 Associate
More informationINVESTIGATION ON SINGLE PHASE ASYMMETRIC REDUCED SWITCH INVERTER WITH HYBRID PWM TECHNIQUES
INVESTIGATION ON SINGLE PHASE ASYMMETRIC REDUCED SWITCH INVERTER WITH HYBRID PWM TECHNIQUES V.ARUN #1, N.PRABAHARAN #2, B.SHANTHI #3 #1 Department of EEE, Arunai Engineering College, Thiruvannamalai, Tamilnadu,
More informationCASCADED H-BRIDGE THREE-PHASE MULTILEVEL INVERTERS CONTROLLED BY MULTI-CARRIER SPWM DEDICATED TO PV
CASCADED H-BRIDGE THREE-PHASE MULTILEVEL INVERTERS CONTROLLED BY MULTI-CARRIER SPWM DEDICATED TO PV 1 ABDELAZIZ FRI, 2 RACHID EL BACHTIRI, 3 ABDELAZIZ EL GHZIZAL 123 LESSI Lab, FSDM Faculty, USMBA University.
More informationSIMULATION OF THREE PHASE MULTI- LEVEL INVERTER WITH LESS NUMBER OF POWER SWITCHES USING PWM METHODS
SIMULATION OF THREE PHASE MULTI- LEVEL INVERTER WITH LESS NUMBER OF POWER SWITCHES USING PWM METHODS P.Sai Sampath Kumar 1, K.Rajasekhar 2, M.Jambulaiah 3 1 (Assistant professor in EEE Department, RGM
More informationCASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES
CASCADED H-BRIDGE MULTILEVEL INVERTER FOR INDUCTION MOTOR DRIVES A.Venkadesan 1, Priyatosh Panda 2, Priti Agrawal 3, Varun Puli 4 1 Asst Professor, Electrical and Electronics Engineering, SRM University,
More informationCOMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION
COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION Mahtab Alam 1, Mr. Jitendra Kumar Garg 2 1 Student, M.Tech, 2 Associate Prof., Department of Electrical & Electronics
More informationSEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER
SEVEN LEVEL HYBRID ACTIVE NEUTRAL POINT CLAMPED FLYING CAPACITOR INVERTER 1 GOVINDARAJULU.D, 2 NAGULU.SK 1,2 Dept. of EEE, Eluru college of Engineering & Technology, Eluru, India Abstract Multilevel converters
More informationCHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER
8 CHAPTER 6 IMPLEMENTATION OF FPGA BASED CASCADED MULTILEVEL INVERTER 6.1 INTRODUCTION In this part of research, a proto type model of FPGA based nine level cascaded inverter has been fabricated to improve
More informationSelective Harmonics Elimination Of Cascaded Multilevel Inverter Using Genetic Algorithm
Selective Harmonics Elimination Of Cascaded Multilevel Inverter Using Genetic Algorithm Chiranjit Sarkar, Soumyasanta Saha, Pradip Kumar Saha, Goutam Kumar Panda Abstract In this paper, a genetic algorithm
More informationA New Multilevel Inverter Topology of Reduced Components
A New Multilevel Inverter Topology of Reduced Components Pallakila Lakshmi Nagarjuna Reddy 1, Sai Kumar 2 PG Student, Department of EEE, KIET, Kakinada, India. 1 Asst.Professor, Department of EEE, KIET,
More informationDIFFERENTIAL EVOLUTION TECHNIQUE OF HEPWM FOR THREE- PHASE VOLTAGE SOURCE INVERTER
VOL. 11, NO. 14, JULY 216 ISSN 1819-668 26-216 Asian Research Publishing Network (ARPN). All rights reserved. DIFFERENTIAL EVOLUTION TECHNIQUE OF HEPW FOR THREE- PHASE VOLTAGE SOURCE INVERTER Azziddin.
More informationSingle Phase Multi- Level Inverter using Single DC Source and Reduced Switches
DOI: 10.7763/IPEDR. 2014. V75. 12 Single Phase Multi- Level Inverter using Single DC Source and Reduced Switches Varsha Singh 1 +, Santosh Kumar Sappati 2 1 Assistant Professor, Department of EE, NIT Raipur
More informationModified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.
Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability. Soujanya Kulkarni (PG Scholar) 1, Sanjeev Kumar R A (Asst.Professor) 2 Department of Electrical and Electronics
More informationMULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS
IJRET: International Journal of Research in Engineering and Technology eissn: 319-1163 pissn: 31-7308 MULTILEVEL INVERTER WITH LEVEL SHIFTING SPWM TECHNIQUE USING FEWER NUMBER OF SWITCHES FOR SOLAR APPLICATIONS
More informationA Modified Apod Pulse Width Modulation Technique of Multilevel Cascaded Inverter Design
A Modified Apod Pulse Width Modulation Technique of Multilevel Cascaded Inverter Design K.Sangeetha M.E student, Master of Engineering, Power Electronics and Drives, Dept. of Electrical and Electronics
More informationA Novel Five-level Inverter topology Applied to Four Pole Induction Motor Drive with Single DC Link
Research Article International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347-5161 2014 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet A Novel
More informationSelective Harmonic Elimination of Five-level Cascaded Inverter Using Particle Swarm Optimization
Selective Harmonic Elimination of Five-level Cascaded Inverter Using Particle Swarm Optimization Baharuddin Ismail 1, Syed Idris Syed Hassan 1, Rizalafande Che Ismail 2, Abdul Rashid Haron 1, Azralmukmin
More informationMultilevel Inverters : Comparison of Various Topologies and its Simulation
2017 IJSRST Volume 3 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X National Conference on Advances in Engineering and Applied Science (NCAEAS) 16 th February 2017 In association with International
More informationAnalysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI
Analysis of IM Fed by Multi-Carrier SPWM and Low Switching Frequency Mixed CMLI Srinivas Reddy Chalamalla 1, S. Tara Kalyani 2 M.Tech, Department of EEE, JNTU, Hyderabad, Andhra Pradesh, India 1 Professor,
More informationInternational Journal of Scientific & Engineering Research, Volume 5, Issue 4, April-2014 ISSN
156 International Journal of Scientic & Engineering Research, Volume 5, Issue 4, April-2014 Minimization of Harmonics in Multilevel inverters with Unequal DC sources using Particle Swarm Optimization D.Thenmozhi,
More informationHigh Current Gain Multilevel Inverter Using Linear Transformer
High Current Gain Multilevel Inverter Using Linear Transformer Shruti R M PG student Dept. of EEE PDA Engineering College Gulbarga,India Mahadevi Biradar Associate professor Dept. of EEE PDA Engineering
More informationGIFT,Bhubaneswar, [2] GIFT Bhubaneswar, [3] GIFT Bhubaneswar
A comparative study of harmonic elimination of cascade multilevel inverter with equal dc sources using PSO and BFOA techniques [1] Rupali Mohanty, [2] Gopinath Sengupta, [3] Sudhansu bhusana Pati [1] Department
More informationGrid Tied Solar Panel Interfacing using 2( Level Inverter with Single Carrier Sinusoidal Modulation; where N is the number of H-bridges
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 4, Number 6 (2011), pp. 733-742 International Research Publication House http://www.irphouse.com (N 1 ) Grid Tied Solar Panel Interfacing
More informationImplementation of New Three Phase Modular Multilevel Inverter for Renewable Energy Applications
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 12, Issue 3 Ver. II (May June 2017), PP 130-136 www.iosrjournals.org Implementation of New
More informationAn Efficient Cascade H-Bridge Multilevel Inverter for Power Applications
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 2 (Feb. 2013), V2 PP 14-19 An Efficient Cascade H-Bridge Multilevel Inverter for Power Applications Geethu Varghese
More informationModeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components
Copyright 2017 Tech Science Press CMES, vol.113, no.4, pp.461-473, 2017 Modeling and Analysis of Novel Multilevel Inverter Topology with Minimum Number of Switching Components V. Thiyagarajan 1 and P.
More informationOriginal Article Development of multi carrier PWM technique for five level voltage source inverter
Available online at http://www.urpjournals.com Advanced Engineering and Applied Sciences: An International Journal Universal Research Publications. All rights reserved ISSN 2320 3927 Original Article Development
More informationII. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.
PIC Based Seven-Level Cascaded H-Bridge Multilevel Inverter R.M.Sekar, Baladhandapani.R Abstract- This paper presents a multilevel inverter topology in which a low switching frequency is made use taking
More information