SN65LVDM31 HIGH-SPEED DIFFERENTIAL LINE DRIVER

Similar documents
AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

CDC337 CLOCK DRIVER WITH 3-STATE OUTPUTS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN75158 DUAL DIFFERENTIAL LINE DRIVER

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SN54LS245, SN74LS245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

description 1G 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 GND V CC 2G/2G 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 1Y1 2A4 1Y2 2A3 1Y3 1A2 2Y3 1A3 2Y2 1A4 2A2 2G/2G 2Y1

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN75174 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

L293, L293D QUADRUPLE HALF-H DRIVERS

74ACT11374 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN75150 DUAL LINE DRIVER

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD54ACT74, CD74ACT74 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

SN54HCT373, SN74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN74ALVCH V 20-BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

SN5407, SN5417, SN7407, SN7417 HEX BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS032A DECEMBER 1983 REVISED NOVEMBER 1997

PRODUCT PREVIEW SN54AHCT257, SN74AHCT257 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS. description

SN65176B, SN75176B DIFFERENTIAL BUS TRANSCEIVERS

SN75150 DUAL LINE DRIVER

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN55115, SN75115 DUAL DIFFERENTIAL RECEIVERS

SN75C185 LOW-POWER MULTIPLE DRIVERS AND RECEIVERS

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

SN55LVDS31, SN65LVDS31, SN65LVDS3487, SN65LVDS9638 HIGH-SPEED DIFFERENTIAL LINE DRIVERS

SN54AHC573, SN74AHC573 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN74ALVCH BIT BUS-INTERFACE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION PACKAGE

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

MAX232, MAX232I DUAL EIA-232 DRIVER/RECEIVER

SN54ACT241, SN74ACT241 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS


THS6092, THS ma, +12 V ADSL CPE LINE DRIVERS

TL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SN54HC04, SN74HC04 HEX INVERTERS

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

SN QUADRUPLE HALF-H DRIVER

SN54HC541, SN74HC541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS86, SN54AS86A, SN74ALS86, SN74AS86A QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

ORDERING INFORMATION PACKAGE

PI90LV01/PI90LVB01. Features ÎMeets Î or Exceeds ANSI TIA/EIA Standard ÎSignaling Î rates up to 660 Mbps

SN74ALVCHR BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN74S ASYNCHRONOUS FIRST-IN, FIRST-OUT MEMORY WITH 3-STATE OUTPUTS

MAX211 5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV ESD PROTECTION

TL317 3-TERMINAL ADJUSTABLE REGULATOR

SN75374 QUADRUPLE MOSFET DRIVER

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS


SN54ALS273, SN74ALS273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SDAS218A APRIL 1982 REVISED DECEMBER 1994

PCA8550 NONVOLATILE 5-BIT REGISTER WITH I 2 C INTERFACE

ULN2001A, ULN2002A, ULN2003A, ULN2004A, ULQ2003A, ULQ2004A, HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAY

SN54ALS563B, SN74ALS563B OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN74AHC1G04 SINGLE INVERTER GATE

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

CDC LINE TO 10-LINE CLOCK DRIVER WITH 3-STATE OUTPUTS SCAS442B FEBRUARY 1994 REVISED NOVEMBER 1995

SN75C1406 TRIPLE LOW-POWER DRIVERS/RECEIVERS

CD4066B CMOS QUAD BILATERAL SWITCH

TL5632C 8-BIT 3-CHANNEL HIGH-SPEED DIGITAL-TO-ANALOG CONVERTER

LM317 3-TERMINAL ADJUSTABLE REGULATOR

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

54AC11241, 74AC11241 OCTAL BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

description/ordering information

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

SN54ACT16373, 74ACT BIT D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

POSITIVE-VOLTAGE REGULATORS

NE555, SA555, SE555 PRECISION TIMERS

CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541

POSITIVE-VOLTAGE REGULATORS

LM124, LM124A, LM224, LM224A LM324, LM324A, LM2902 QUADRUPLE OPERATIONAL AMPLIFIERS

TL594 PULSE-WIDTH-MODULATION CONTROL CIRCUIT

Transcription:

HIH-SPEED DIFFERENTIAL LINE DRIVER Designed for Signaling Rates Up to 5 Mbps Low-Voltage Differential Signaling With Typical Output Voltage of 7 mv and a -Ω Load Propagation Delay Time of. ns, Typical Single.-V Supply Operation One Driver s Power Dissipation at 75 MHz, 5 mw, Typical High-Impedance Outputs When Disabled or With V CC <.5 V Bus-Pin ESD Protection Exceeds kv Low-Voltage CMOS (LVCMOS) Logic Input Levels Are 5-V Tolerant description The SN65LVDM incorporates four differential A line drivers that implement the electrical characteristics of low-voltage differential signaling. This 6 7 product offers a low-power alternative to 5-V A 5 PECL drivers with similar signal levels. Any of the four current-mode drivers will deliver a minimum 9 differential output voltage magnitude of 54 mv A into a -Ω load when enabled by either an active-low or active-high enable input. 4 5 4 The intended application of this device and 4A 4 signaling technique is for both point-to-point and multiplexed baseband data transmission over controlled impedance media of approximately Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment. The SN65LVDM is characterized for operation from 4 C to 85 C. FUNCTION TABLE INPUT ENABLES OUTPUTS A H H X H L L H X L H H X L H L L X L L H X L H Open H X L H Open X L L H SN65LVDMD (Marked as LVDM) (TOP VIEW) A A ND 4 5 6 7 8 functional block diagram 4 6 5 4 9 V CC 4A 4 4 A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. The signaling rate is the number of voltage transitions that can be made per second. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright, Texas Instruments Incorporated POST OFFICE BOX 655 DALLAS, TEXAS 7565

HIH-SPEED DIFFERENTIAL LINE DRIVER equivalent input and output schematic diagrams VCC VCC, or A Input 5 Ω 7 V kω kω 5 Ω or Output 7 V absolute maximum ratings over operating free-air temperature (unless otherwise noted) Supply voltage range (see Note ) V CC................................................5 V to 4 V Input voltage range, Inputs..........................................................5 V to 6 V or..........................................................5 V to 4 V Electrostatic discharge, (see Note ):,, and ND........................ Class, A: kv, B:6 V Continuous power dissipation......................................... See Dissipation Rating Table Storage temperature range........................................................ 65 C to 5 C Lead temperature,6 mm (/6 inch) from case for seconds............................... 6 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES:. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.. Tested in accordance with MIL-STD-88C Method 5.7. PACKAE DISSIPATION RATIN TABLE TA 5 C POWER RATIN OPERATIN FACTOR ABOVE TA = 5 C TA = 85 C POWER RATIN D 95 mw 7.6 mw/ C 494 mw This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow. recommended operating conditions MIN NOM MAX UNIT Supply voltage, VCC..6 V High-level input voltage, VIH. V Low-level input voltage, VIL.8 V Operating free-air temperature, TA 4 85 C POST OFFICE BOX 655 DALLAS, TEXAS 7565

HIH-SPEED DIFFERENTIAL LINE DRIVER electrical characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TP MAX UNIT VOD VOD Differential output voltage magnitude Change in differential output voltage magnitude between logic states RL = Ω, See Figure 54 7 86 mv RL = 5 Ω, See Figure 7 5 4 See Figure 5 5 mv VOC(SS) Steady-state common-mode output voltage.4.. V VOC(SS) Change in steady-state common-mode output voltage between logic states See Figure VOC(PP) Peak-to-peak common-mode output voltage 7 ICC Supply current Enabled, No load 6 Enabled, RL = Ω mv VIN = or VCC 5 4 ma Disabled.5.7 IIH High-level input current VIH = V µa IIL Low-level input current VIL = V µa IOS Short-circuit output current VO or VO = V 7 VOD = V 7 IO High-impedance state output current VO = V or VCC ± µa IO(OFF) Power-off output current VCC =.5 V, VO =.6 V ± µa All typical values are at 5 C and with a.-v supply. ma switching characteristics over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TP MAX UNIT tplh Propagation delay time, low-to-high-level output.8..9 ns tphl Propagation delay time, high-to-low-level output.8..9 ns tr Differential output signal rise time.4.6. ns See Figure 4 tf Differential output signal fall time.4.6. ns tsk(p) Pulse skew ( tphl tplh ) 5 5 ps tsk(o) Channel-to-channel output skew (see Note ) ps tsk(pp) Part-to-part skew (see Note 4) ns tph Propagation delay time, high-impedance-to-high-level output 6 5 ns tpl Propagation delay time, high-impedance-to-low level output See Figure 5 6 5 ns tphz Propagation delay time, high-level-to-high-impedance output 6 5 ns tpl Propagation delay time, low-level-to-high-impedance output 6 5 ns NOTES:. tsk(o) is the maximum delay time difference between drivers on the same device. 4. tsk(pp) is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. POST OFFICE BOX 655 DALLAS, TEXAS 7565

HIH-SPEED DIFFERENTIAL LINE DRIVER PARAMETER MEASUREMENT INFORMATION II VI A IO IO VOD VO VO V OC (VO+VO)/ Figure. Driver Voltage and Current Definitions.75 kω Input VOD RL _ + V Vtest.4 V.75 kω Figure. V OD Test Circuit Input A 49.9 Ω ± %( Places) A V V CL = pf ( Places) VOC VOC VOC(PP) VOC(SS) NOTE: All input pulses are supplied by a generator having the following characteristics: tr or tf ns, pulse repetition rate (PRR) =.5 Mpps, pulse width = 5 ± ns. CL includes instrumentation and fixture capacitance within,6 mm of the DUT. The measurement of VOC(PP) is made on test equipment with a db bandwidth of at least MHz. Figure. Test Circuit and Definitions for the Driver Common-Mode Output Voltage 4 POST OFFICE BOX 655 DALLAS, TEXAS 7565

HIH-SPEED DIFFERENTIAL LINE DRIVER PARAMETER MEASUREMENT INFORMATION Input VOD Ω Input tplh tphl V.5 V V CL = pf ( Places) Output V VOD(H) % 8% VOD(L) % % tf tr NOTE: All input pulses are supplied by a generator having the following characteristics: tr or tf ns, pulse repetition rate (PRR) = 5 Mpps, pulse width = ±. ns. CL includes instrumentation and fixture capacitance within,6 mm of the DUT. Figure 4. Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal 49.9 Ω ± %( Places) V or V Inputs CL = pf ( Places) VO VO. V V.5 V V V.5 V V VO or VO tph tph.4 V.5 V. V A at V, at VCC and Input to or at ND and Input to. V A at V, at VCC and Input to VO or.5 V or V at ND and Input to VO tpl tpl NOTE: All input pulses are supplied by a generator having the following characteristics: tr or tf ns, pulse repetition rate (PRR) =.5 Mpps, pulse width = 5 ± ns. CL includes instrumentation and fixture capacitance within,6 mm of the DUT. Figure 5. Enable and Disable Time Circuit and Definitions POST OFFICE BOX 655 DALLAS, TEXAS 7565 5

HIH-SPEED DIFFERENTIAL LINE DRIVER TPICAL CHARACTERISTICS 7 SUPPL CURRENT FREQUENC I CC Supply Current ma 6 5 4 VCC =.6 V VCC =. V VCC = V 5 5 f Frequency MHz 5 Figure 6 4 LOW-LEVEL OUTPUT VOLTAE LOW-LEVEL OUTPUT CURRENT.5 HIH-LEVEL OUTPUT VOLTAE HIH-LEVEL OUTPUT CURRENT V OL Low-Level Output Voltage V VCC =. V TA = 5 C, Single-Ended No Load 4 6 8 IOL Low-Level Output Current ma V OH High-Level Output Voltage V.5.5.5 VCC =. V TA = 5 C, Single-Ended No Load 4 6 IOH High-Level Output Current ma 8 Figure 7 Figure 8 6 POST OFFICE BOX 655 DALLAS, TEXAS 7565

HIH-SPEED DIFFERENTIAL LINE DRIVER TPICAL CHARACTERISTICS t PLH Low-To-High Propagation Delay Time ns LOW-TO-HIH LEVEL PROPAATION DELA TIME FREE-AIR TEMPERATURE.75.5.5.75 5 VCC = V VCC =. V VCC =.6 V 5 7 9 TA Free-Air Temperature C Figure 9 t PLH High-To-Low Propagation Delay Time ns HIH-TO-LOW LEVEL PROPAATION DELA TIME FREE-AIR TEMPERATURE.75.5.5.75 5 VCC = V VCC =. V VCC =.6 V 5 7 9 TA Free-Air Temperature C Figure POST OFFICE BOX 655 DALLAS, TEXAS 7565 7

HIH-SPEED DIFFERENTIAL LINE DRIVER D (R-PDSO-**) 4 PINS SHOWN MECHANICAL DATA PLASTIC SMALL-OUTLINE PACKAE.5 (,7). (,5).4 (,5). (,5) M 4 8.57 (4,).5 (,8).44 (6,).8 (5,8).8 (,) NOM age Plane A 7 8. (,5).44 (,).6 (,4).69 (,75) MAX. (,5).4 (,) Seating Plane.4 (,) DIM PINS ** 8 4 6 A MAX.97 (5,).44 (8,75).94 (,) A MIN.89 (4,8).7 (8,55).86 (9,8) 4447/ D /96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed.6 (,5). D. Falls within JEDEC MS- 8 POST OFFICE BOX 655 DALLAS, TEXAS 7565

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Mailing Address: Texas Instruments Post Office Box 655 Dallas, Texas 7565 Copyright, Texas Instruments Incorporated