Welcome to ESE Research Interviews 2017

Similar documents
Visvesvaraya Technological University, Belagavi

Research Directions in Electrical Engineering

Course Outcome of M.Tech (VLSI Design)

Aim. Unit abstract. Learning outcomes. QCF level: 6 Credit value: 15

Scientific Highlights 2016

Electrical Engineering

* GATE 2017 ONLINE TEST SERIES

Electrical and Computer Engineering

VLSI. at IIT Delhi Placements Placement Brochure. Department of Electrical Engineering. Department of Computer Science and Engineering

ELECTRICAL ENGINEERING AND COMPUTER SCIENCE (EECS)

PhD Admissions Brochure

Electrical and Computer En - ELEC

DEPARTMENT OF ELECTRICAL ENGINEERING

Electronics & Telecommunications Engineering Department

Faculty Development Program on Micro-Electro-Mechanical Systems (MEMS Sensor)

Introduction to IEEE CAS Publications

B. Tech. Degree ELECTRONICS AND COMMUNICATION ENGINEERING

ROADMAP BACHELOR DEGREE OF ELECTRONIC ENGINEERING WITH HONOURS FACULTY OF ELECTRICAL AND ELECTRONIC ENGINEERING UNIVERSITI TUN HUSSEIN ONN MALAYSIA

Neuromorphic Analog VLSI

Recruitment Brochure Department of Electrical Engineering. Indian Institute of Technology Delhi PLACEMENT TEAM

BS-Electrical Engineering (Spring 1985) University of Oklahoma, Norman, OK

Academic Course Description

Bachelor of Science Program

Tailor-made R&D Services: Our Areas of Application

Integrate-and-Fire Neuron Circuit and Synaptic Device with Floating Body MOSFETs

ACCENDERE KNOWLEDGE MANAGEMENT SERVICES PVT. LTD. Enlightenment Guaranteed

M a r c h 7, Contact Hours = per week

S T U DENT P ROFILES M.T ECH I N R A D I O F R EQUENCY D ES I G N AND T ECHNOLOGY

Electronics and TELECOMMUNICATIONS- AUTOMATION & CONTROL SYSTEMS GENERAL

Lecture Introduction

GURU NANAK INSTITUTE OF ENGINEERING & TECHNOLOGY. Dahegaon, Kalmeshwar Road, Nagpur DEPARTMENT OF ELECTRONICS & TELECOMMUNICATION

COMPUTER SCIENCE AND ENGINEERING

courses from Engineering disciplines (EC,CS,ME) courses from Engineering disciplines Professional Ele: Professional courses

Academic Course Description


ELECTRICAL AND ELECTRONIC ENGINEERING COURSES

EPD ENGINEERING PRODUCT DEVELOPMENT

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

Nandha Engineering College (Autonomous) Erode Examination -Sep 2018 Department Wise Time Table

Integrate-and-Fire Neuron Circuit and Synaptic Device using Floating Body MOSFET with Spike Timing- Dependent Plasticity

Design of low threshold Full Adder cell using CNTFET

Proposal Smart Vision Sensors for Entomologically Inspired Micro Aerial Vehicles Daniel Black. Advisor: Dr. Reid Harrison

CENG4480 Embedded System Development and Applications The Chinese University of Hong Kong Laboratory 1: Op Amp (I)

S.H. Song, Josie Man, and Vanessa Law ECE Department Aug. 2014

Reducing MEMS product development and commercialization time

Research Statement. Sorin Cotofana

BS in. Electrical Engineering

Lecture Wrap up. December 13, 2005

Lawrence Livermore Engineering Fellowship Program at Texas A&M Description

EE C245 ME C218 Introduction to MEMS Design Fall 2010

CURIE Academy 2014 Design Project: Exploring an Internet of Things

The Department of Instrument Science and Engineering (ISE) Program Overview

INDIAN INSTITUTE OF TECHNOLOGY DELHI

List of Electives. M.TECH.& M.E.II Sem.

Specialization in Microelectronics. Wang Qijie Nanyang Assistant Professor in EEE March 8, 2013

Energy & Space. International Presentations

GRADUATE PROGRAMMES Semester 1 Examination EXAM TIMETABLE

BIOMEDICAL ELECTRONICS. Date & Day II - SEMESTER ADVANCED MEDICAL IMAGING DIAGNOSTIC AND THERAPEUTIC EQUIPMENT MEDICAL PRODUCT DESIGN

Design and Simulation of Low Dropout Regulator

Lecture 1 Introduction to Electronic

EE C245 ME C218 Introduction to MEMS Design

ICT Micro- and nanoelectronics technologies

Impact Impact Factor Impact Factor Impact Factor Bil Journal Title eissn NO. Factor Applied Physics Letter

Lecture Integrated circuits era

Subject-wise Tests Tests will be activated at 06:00 pm on scheduled day

Analysis and Measurement of Intrinsic Noise in Op Amp Circuits Part VII: Noise Inside The Amplifier

Job Description. Commitment: Must be available to work full-time hours, M-F for weeks beginning Summer of 2018.

S.H. Song ECE Department April 2015

NTU RECIPIENTS OF NRF S PROOF OF CONCEPT SCHEME GRANTS. 1. A Semantics-Based and Service-Oriented Framework for the Virtualisation of Sensor Networks

CHAPTER 1 INTRODUCTION

Development of a Laboratory Kit for Robotics Engineering Education

Subject-wise Tests Tests will be activated at 06:00 pm on scheduled day

Analog Circuit for Motion Detection Applied to Target Tracking System

Integrated Circuit Technology (Course Code: EE662) Lecture 1: Introduction

Some results on optimal estimation and control for lossy NCS. Luca Schenato

Electrical Engineering Graduate Programs

HACETTEPE ÜNİVERSİTESİ COMPUTER ENGINEERING DEPARTMENT BACHELOR S DEGREE INFORMATION OF DEGREE PROGRAM 2012

JNTUH COLLEGE OF ENGINEERING (Autonomous) EXAMINATIONS BRANCH, HYDERABAD - 85

Ph.D : Technology & Science Fellowship available for meritorious Full-Time, candidates GATE / NET qualified Rs.

COURSE INFO ENTRY REQUIREMENTS. LM118 Online

The School of Engineering

2015 International Future Energy Challenge Topic B: Battery Energy Storage with an Inverter That Mimics Synchronous Generators. Qualification Report

Electrical Engineering: Ph.D. Dissertation Topics 2016 Dissertation Titles

2.8 Gen4 Medium Voltage SST Development

Proposers Day Workshop

UNIT-III POWER ESTIMATION AND ANALYSIS

IJESRT. Scientific Journal Impact Factor: (ISRA), Impact Factor: 1.852

Copyright by Syed Ashad Mustufa Younus Copyright by Syed Ashad Mustufa Younus

Academic Course Description. VL2004 CMOS Analog VLSI Second Semester, (Even semester)

Design of Nano-Electro Mechanical (NEM) Relay Based Nano Transistor for Power Efficient VLSI Circuits

Electrical Engineering Program. Alfaisal University, College of Engineering

Introduction to Programming. June 4 June 8, and July 9 July 13 Mo-Fr., 8:30AM - 3:30PM

Structural Analysis Control System Engineering Cim Elective I Computer Graphics for Cad/Cam. Advanced in Operating System Design

Dr. Charles Watt. Educational Advancement & Innovation

Master of Comm. Systems Engineering (Structure C)

ELECTRICAL & COMPUTER ENGINEERING

GRAPHIC ERA UNIVERSITY DEHRADUN

SEM-1 (17D06101) STRUCTURED DIGITAL SYSTEM DESIGN L T P C. CO2:Provide solution to overcome short channel issues. (17D57102) CMOS ANALOG IC DESIGN

EE C245 ME C218 Introduction to MEMS Design Fall 2007

This list supersedes the one published in the November 2002 issue of CR.

Transcription:

Dear prospective research student: Welcome to ESE Research Interviews 2017 Thank you for applying for a research student position in our department. The interview s w ill be held on June 5-9, 2017, in two sessions, beginning at 9 AM and 2 PM on each day. The exact date and session of your interview will be communicated to you via a call letter. Please print out and fill out the attached Option Form (see Page 4), and bring it with you when you arrive here for your interview. Our interview tests the candidates aptitude and suitability for research in the areas chosen by them, and also their proficiency in the related background subjects. The attached note (see Page 2) gives more inform ation about the interview process at ESE. Please use it to prepare well for the interview process. Please visit the w ebpages of various faculty to know activities. about our research Very best wishes, Joy Kuri Chair Department of Electronic Systems Engineering Indian Institute of Science Bangalore 560012

Research Interview Process at ESE 1. Each candidate is asked to submit a completed Option Form when he/she reports to the departm ent office (see Page 5 for the form). The candidate should have indicated the area of his/her interest in the form. The area should be one of the M ain Research A reas in the table on Page 3. 2. Each Main Research Area consists of a number of sub areas as mentioned in the table on Page 3. A candidate could mention a few sub areas in the option form to indicate her/his interest in the particular topics. Mentioning sub areas in the option form is not mandatory. 3. Each Main Research Area also has a corresponding set of background subjects w hich are grouped as Math and Core subjects (see the table on Page 3). Each candidate is expected to have prepared two Math subjects and two C ore subjects from her/his area. The candidate should have indicated these four subjects in the option form. a. The candidate is first asked questions from both the Math subjects chosen by her/him. For candidates with BE/BTech/M Sc/MCA as the qualifying degree, the questions are at the level of undergraduate engineering mathem atics. The candidates w ith M E/M Tech are expected to be m ore proficient in the chosen subjects. These questions do not involve lengthy calculations, but test the basics, and the ability to think on one's feet. b. If the candidate perform satisfactorily in the first part of the interview, she/he is asked questions from the chosen Core subjects. These questions are from the topics of undergraduate study for the candidates with BE/BTech/M Sc/MCA as the qualifying degree, and from the topics of post-graduate study for the candidates w ith M E/M Tech. The questions aim to explore the candidate s understanding of fundamental concepts and clarity of thinking, rather than descriptive, system-level know ledge. Both parts of the interview carry due weightage in selection.

Main research area Sub-area Background subjects Semiconductor devices, materials, bio-mems Nanoelectronic device modelling: First principles based atomistic modelling, quantum transport, density functional theory, band structure modelling (tight binding, k.p etc.), Non equilibrium Green s function formalism, compact modelling, hardware based device modelling, Neural networks. Carbon nanotube and graphene transistor design, manufacturing and testing, exploration of novel 2D materials for beyond CMOS device options, Device reliability, On-chip electrostatic discharge (ESD), protection device and circuit design, ESD simulations and device modelling, Beyond CMOS ESD research, LD MOS and Drain-extended MOS desing for system-on-chip applications, GaN HEMT device design and manufacturing Maths: Differential equations, numerical techniques for equation solving, matrix theory. Core: Basics of solid state physics, semiconductor devices and MOSFET. Basic understanding of microfabrication technology and aptitude towards design, simulation and fabrication of microengineered devices for biomedical applications. Knowledge of design tools like SolidWorks, Catia, Pro E will be an advantage. Good MATLAB and C programming skill will be an advantage. Power conversion, renewable energy Microsystems and Biomedical Devices: Flexible sensors, microsensors, microfluidic devices, and microelectromechanical systems, all lately with an emphasis on cancer diagnosis, therapeutics, e-nose, and biomedical device technologies. These efforts are multidisciplinary and combine expertise from different fields of technical study. Multi-level inverters, PWM techniques, Alternate Energy Systems Micro-Hydel, Grid- Connection, DC and AC Microgrids, Legged Locomotion, Dynamic Magnetics and Bond Graph Modelling, Intelligent Controls, Sensors and Actuators based on Smart Materials, Power Delivery, Signal Integrity Issues, Highspeed Signal Transmission, Sources and Signal Conditioning Maths: Linear Algebra, Complex Numbers, Vector Calculus, Differentiation and Integration, Transforms and all related topics Core: Electrical circuits, magnetics, transformers, electrical machines, OP-AMPs, instrumentation and process control, electro-mechanical devices, signal processing, related physics, related mechanics and kinematics

Signal and information processing,vlsi circuit design Networked embedded systems, communication networks Information theory, coding, signal processing and VLSI architectures for physical data storage and multi-dimensional channels, neural networks and learning systems, quantum information processing, music signal processing ASIC/FPGA digital VLSI design, analog IC design, brain inspired algorithms towards neuromorphic circuits, spikebased signal processing Modelling, analysis and control of the Internet, Energy harvesting systems, Wireless access networks, Wireless ad hoc networks, Wireless sensor networks, Data centre networks, Cyber-physical systems, Social networks, Maths: Real Analysis, Linear Algebra, Matrix Analysis, Linear Optimization, Convex Optimization, Probability Theory and Random Processes Core: Information and Coding Theory, Signal processing. Basics of Digital and Analog VLSI circuits. Programming in MATLAB/Python. An interest in how the brain works is essential. Maths: Real Analysis, Linear Algebra, Matrix Analysis, Linear Optimization, Convex Optimization, Probability Theory and Random Processes Core: Computer networks, Communication networks, Wireless networks, Wireless communication

Option Form 1. Name of the candidate: 2. Application number: 3. Programme of interest: (PhD only / M. Tech (Res) only / both) 4. Academic achievements: (include research publications): Main research area (exactly one of the four given in the table above) Sub-area (optional) Background subjects (two Maths and two core subjects from the corresponding pool)