A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

Similar documents
Low Power Phase Locked Loop Design with Minimum Jitter

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology

Design of 2.4 GHz Oscillators In CMOS Technology

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

Concepts of Oscillators

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

10 GHz Voltage Controlled Ring Oscillator for High Speed Application in 130nm CMOS Technology

A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor

Optimization of Digitally Controlled Oscillator with Low Power

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

Design of Low Power Wake-up Receiver for Wireless Sensor Network

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

Designing Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance

Designing of Charge Pump for Fast-Locking and Low-Power PLL

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

A Low Phase Noise LC VCO for 6GHz

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

Design and Analysis of Low Power Phase Locked Loop Based Frequency Synthesizer using Cadence Tool

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR

High Speed CMOS Comparator Design with 5mV Resolution

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

Fully integrated CMOS transmitter design considerations

VLSI Chip Design Project TSEK06

A Low Power Low Voltage High Performance CMOS Current Mirror

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Sensors & Transducers Published by IFSA Publishing, S. L.,

Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design of Low Power Linear Multi-band CMOS Gm-C Filter

Multiple Reference Clock Generator

Design of CMOS Phase Locked Loop

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

International Journal of Advance Engineering and Research Development

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Design of Low Voltage Low Power CMOS OP-AMP

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Design of Single to Differential Amplifier using 180 nm CMOS Process

Analysis and Design of Low Power Ring Oscillators with Frequency ~ khz

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

LOW POWER FOLDED CASCODE OTA

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

An accurate track-and-latch comparator

An Analog Phase-Locked Loop

Design of High Gain Low Voltage CMOS Comparator

DESIGN OF CMOS BASED FM QUADRATURE DEMODULATOR USING 45NM TECHNOLOGY

Design and Simulation of Low Voltage Operational Amplifier

Design of Low Power Preamplifier Latch Based Comparator

Design of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Design of Analog CMOS Integrated Circuits

Design of High Gain Two stage Op-Amp using 90nm Technology

Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters

High Voltage Operational Amplifiers in SOI Technology

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

LINEAR IC APPLICATIONS

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and implementation of two stage operational amplifier

A 25-GHz Differential LC-VCO in 90-nm CMOS

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

ISSN:

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

Analysis of CMOS Second Generation Current Conveyors

Transcription:

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process Krishna B. Makwana Master in VLSI Technology, Dept. of ECE, Vishwakarma Enginnering College, Chandkheda, Gujarat, India ABSTRACT: This paper describes a performance comparison of two Voltage Controlled Oscillator for Phase Locked Loop. OTA Based VCO and Telescopic OTA Based VCO for PLLs in a 0.18 μm digital CMOS process are designed and their performances are compared based on the measurement results. Measured performances shows that jitter and power consumption in Telescopic OTA Based VCO is reduced as compared to OTA Based VCO with wide frequency range. These designs are suitable to design low power and low jitter Phase locked loop. KEYWORDS: Phase Locked Loop (PLL), Voltage Controlled Oscillator (VCO), Operational Transconductance Amplifier(OTA), low power,jitter I. INTRODUCTION A CMOS Voltage controlled oscillator (VCO) is a critical building block in PLL which decides the power consumed by the PLL and area occupied by the PLL. VCO constitute a critical component in many RF transceivers and are commonly associated with signal processing tasks like frequency selection and signal generation. RF transceivers of today require programmable carrier frequencies and rely on phase locked loops (PLL) to accomplish the same. These PLLs embed a less accurate RF oscillator in a feedback loop, whose frequency can be controlled with a control signal. Transceivers for wireless communication system contain low-noise amplifiers, power amplifiers, mixers, digital signalprocessing chips, filters, and phase-locked loops. [4] Voltage controlled oscillators play a critical role in communication systems, providing periodic signals required for timing in digital circuits and frequency translation in radio frequency Circuits. Their output frequency is a function of a control input usually a voltage. An ideal voltage-controlled voltage oscillator is a circuit whose output frequency is a linear function of its control voltage. [4] Most application required that oscillator be tunable, i.e. their output frequency be a function of a control input, usually a voltage. In recent years LC tank oscillators have shown good phase-noise performance with low power consumption. However, there are some disadvantages. First, the tuning range of an LC-oscillator (around 10-20%) is relatively low when compared to ring oscillators (>50%). So the output frequency may fall out of the desired range in the presence of process variation. Second, the phase-noise performance of the oscillators highly depends on the quality factor of onchip spiral inductors. [4] For most digital CMOS processes, it is difficult to obtain a quality factor of the inductor larger than three. Therefore, some extra processing steps may be required. Finally, on-chip spiral inductors occupy a lot of chip area, typically around 200 *200-300 * 300 m^2, which is undesirable for cost and yield consideration. [4] The ring oscillators, however, do not have the complication of the on-chip inductors required for the LC oscillators. Thus the chip area is reduced. In addition to a wide tuning range; ring oscillators with even number of delay cells can produce quadrature-phase outputs. The phase noise performance of ring oscillators is much poorer in general.also, at high oscillation frequencies, the power consumption of the ring oscillators may not be low which is a key requirement for battery operated devices and the Oscillation Frequency of ring Oscillator can not be easily controlled.[ 4] To overcome these problems, we work on Single ended rail to rail Operational transconductance Amplifier(OTA) Based VCO and Telescopic OTA Based VCO.Finally their performances are compared based on their results. Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 194

II. CIRCUIT DESCRIPTION A. OTA Based VCO The operation of OTA Based VCO is similar to the ring oscillator. Fig 1. Shows a Basic Concept of OTA Based VCO. Conventional ring oscillators are designed from an impair (n) number of digital inverters. Fig.1a shows this traditional topology for (n)=3. The proposed circuit needs only one single ended OTA and one simple CMOS inverter to provide oscillation. Two simple CMOS inverters have been added to generate a buffered digital output. [1]. Fig.1 a) Ring Oscillator b) Concept of OTA [1] Our proposed clock generator (or digital oscillator) is shown in Fig.2. This ring oscillator is basically composed by the digital inverter inv_1 and a rail-to-rail OTA between X and Z nodes. The OTA simulates a unit gain voltage follower and replaces inv_a and inv_b in Fig.1a. [1] Here, unit gain voltage follower is performed by the current feedback between the OTA output node and the OTA input negative node. Fig 2 OTA Based VCO [2] Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 195

B. Telescopic OTA Based VCO A telescopic OTA based current controlled oscillators offer the desired characteristics that suits integration in a PLL system. 1) OTA Stage: The circuit diagram of single ended telescopic OTA is shown in Fig. 3. The NMOS transistors M0, M1 forms the input differential pair. M2 and M3 is the cascode device of the input pair. [3] They are biased to be in saturation for this current range.pmos transistors M4 to M7 forms the single ended cascade current mirror load. The devices are sized to handle this current swing and reduce the overdrive voltage so that the output swing of the OTA is well enough to trigger the oscillations. [3] An OTA designed from a classical differential input stage of two MOS transistors (in saturate mode of operation) exhibits a transconductance GM proportiona to I0. Fig 3. Telescopic OTA [3]. Based on this previous consideration, the OTA slew-rates will also be proportional to GM. we propose to approximate the frequency of oscillation is proportional to root of I0. The oscillation frequency of the proposed ICDO can be controlled from the OTA DC bias current. 2) Biasing Current Mirrors: The circuit diagram of high swing cascode current mirrors is shown in Fig. 4. The NMOS transistors MA-MD forms the high compliance cascode current mirrors to bias the OTA with the control current from the preceding stage [3]. ME is a diode connected transistor which sets VGS for MC and MD so that they are in saturation for different values of Ictrl. Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 196

Fig 4.. Baising Circuit [3] 3)Inverter Stages: The circuit diagram of output stage with two inverters cascaded is shown in Fig. 5. The size of these inverters is kept minimum which improves the speed and reduces the chip area. CMOS transistors M8, M9 and M10, M11 are identical. [3] To integrate this ICO in PLL system a V to I Converter stage should be preceded. A simple MOS device when operated in saturation region produces a current proportional to the input voltage. This change in drain current with respect to change in input votage is called transconductance. Fig 5. Inverter stage [3].A device with high transconductance converts small voltage change to large output current,which induces high frequency of oscillation in the designed ICO. The electrical representation of the proposed VCO block is shown in Fig. 6. gm = µ n Co W/L (VGS - Vth) (1) Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 197

Figure 6 Voltage Control Oscillator [3] III SIMULATION RESULT A. Output Waveform Figure 7 shows the graph of input voltage of VCO vs Output frequency of VCO. When the control voltage is varied from 0V to 1.8V, the. Oscillation frequency of the designed OTA Based VCO ranges from 25.70 MHz to 830 MHz. Gain of the VCO (KVCO) was calculated from the graph shown in Fig. 8, to be 293 MHz/ V. It is also seen that the control voltage and output frequency vary linearly for a range of 680 to 780 MHz. Thus the most suitable biasing of the PLL control voltage would be 0.65 to 1.2 V. Fig. 7 Frequency vs Control Voltage Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 198

Figure 8 shows the output waveform of Telescopic OTA Based VCO when input control voltage is 1V. The output Frequency of VCO is 2890MHz. Fig 8. Input and Output waveform of Telescopic OTA Based VCO Fig.9 shows the graph of input voltage of VCO vs Output frequency of VCO. When the control voltage is varied from 0V to 1.8V, the. Oscillation frequency of the designed Telescopic OTA Based VCO ranges from 2 MHz to 3000 MHz.. Gain of the VCO (KVCO) was calculated from the graph shown in Fig. 10, to be 2890 MHz/ V. It is also seen that the control voltage and output frequency vary linearly for a range of 430 to 1700 MHz. Thus the most suitable biasing of the PLL control voltage would be 0.4 V to 0.75V. B. Performance Comparision Fig.9 Frequency vs Control Voltage In this section, we predict major performances of both VCO s such as i/p tuning range, range of oscillation frequency, and area and power consumption with a qualitative discussion by an analytical approach. We use the minimum channel length and width of the device.. Thus it can be seen that through both VCO s we can achieve minimum area with wide Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 199

tuning frequency range for PLL. Also the power consumption in Telescopic OTA Based VCO is reduced as compared to OTA Based VCO Shown in Table I. TABLE I Measured Performance OTA Based Telescopic OTA Parameter VCO Based VCO Technology 0.18um 0.18um i/p tunning range 0.65-1.2V 0.4-0.75V Range of Oscillation Frequency Power Consumption 640-800MHz 0.32mW 400-1700MHz 5.14mW Jitter 24ps 30ps IV CONCLUSION This paper compares the performance of two VCO s for PLLs, a current starved VCO and source coupled VCO with the design experiment and with the qualitative evaluation. Our measurement results show that in power consumption and tuneable frequency range, Telescopic OTA Based VCO is superior than OTA Based VCO. ACKNOWLEDGEMENT Any accomplishment requires the effort of many people and this work is not different. And it is my prime duty to acknowledge the person who directly or indirectly helped me. So,I take opportunity to heartly thank our project in charge respected Prof. NARESH PATEL for his valuable guidance and touch of inspirationand motivation throughout the work without whose help the work would not have been in the shape what it is. I am also thanking full to other relevant staff of workshop, library, and Department for their co-operation, help and guidance. I am also thankful to my co-colleagues for building good work to make the success of project. REFERENCES 1. Herv Barthlemy, Stphane Meillre and Sylvain Bourdel, Single ended rail to rail CMOS OTA based variable frequency ring oscillator,ieee ISCAS,Vol 4, Page(s): 537-40, 2004 2. Gauri Shankar Singh, Devesh Singh, S.Moorthi, Low Power Low Jitter Phase Locked Loop for High Speed Clock Generatio. Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PRIMEASIA), Page(s):192 196, ISSN : 2159-2144, December 2012. 3. S. Aditya_ and S. Moorthi_. A Low Jitter Wide Tuning range Phase Locked Loop with Low Power Consumption in 180nm CMOS Technology Asia Pacific Conference on Postgraduate Research in Microelectronics & Electronics (PRIMEASIA),IEEE, Pages:- 228 232, 2013 4. Rashmi K Patil, Vrushali G Nasre, A Performance Comparison of Current Starved VCO and Source Coupled VCO for PLL in 0.18μm CMOS Process, International Journal of Engineering and Innovative Technology (IJEIT), Volume 1,Issue 2, February 2012. 5. Behzad Razavi, Design of Analog CMOS Integrated Circuits, International Edition, McGraw Hill publications, 2001. 6. Operational Amplifiers, Ching-Yuan Yang, National Chung-Hsing University, Department of Electrical Engineering. 2004. Copyright to IJAREEIE 10.15662/ijareeie.2015.0401028 200