Noise Analysis for low-voltage low-power CMOS RF low noise amplifier. Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman

Similar documents
1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

A Compact GHz Ultra-Wideband Low-Noise Amplifier in 0.13-m CMOS Po-Yu Chang and Shawn S. H. Hsu, Member, IEEE

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Broadband CMOS LNA Design and Performance Evaluation

Design of a Low Noise Amplifier using 0.18µm CMOS technology

High Gain Low Noise Amplifier Design Using Active Feedback

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

High Gain CMOS UWB LNA Employing Thermal Noise Cancellation

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

International Journal of Pure and Applied Mathematics

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications

Microelectronics Journal

Design technique of broadband CMOS LNA for DC 11 GHz SDR

LOW POWER CMOS LNA FOR MULTI-STANDARD WIRELESS APPLICATIONS Vaithianathan.V 1, Dr.Raja.J 2, Kalimuthu.Y 3

Analysis of Low Noise Amplifier

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

CMOS Design of Wideband Inductor-Less LNA

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Int. J. Electron. Commun. (AEÜ)

DESIGN OF LOW POWER CMOS LOW NOISE AMPLIFIER USING CURRENT REUSE METHOD-A REVIEW

A low noise amplifier with improved linearity and high gain

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

Index Terms NSGA-II rule, LNA, noise figure, power gain.

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

Systematic Approach for Designing Ultra Wide Band Power Amplifier

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

CMOS LNA Design for Ultra Wide Band - Review

A Review of CMOS Low Noise Amplifier for UWB System

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Department of Electrical Engineering and Computer Sciences, University of California

ULTRA-WIDEBAND (UWB) radio has become a popular

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Performance Analysis of a Low Power Low Noise 4 13 GHz Ultra Wideband LNA

A COMPACT WIDEBAND MATCHING 0.18-µM CMOS UWB LOW-NOISE AMPLIFIER USING ACTIVE FEED- BACK TECHNIQUE

Ultra Wideband Amplifier Senior Project Proposal

Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application

Int. J. Electron. Commun. (AEU)

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

A 2.4 GHZ CMOS LNA INPUT MATCHING DESIGN USING RESISTIVE FEEDBACK TOPOLOGY IN 0.13µm TECHNOLOGY

2862 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 12, DECEMBER /$ IEEE

WITH THE exploding growth of the wireless communication

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Design of Common Source Low Noise Amplifier with Inductive Source Degeneration in Deep Submicron CMOS Processes

Volume 3, Number 1, 2017 Pages Jordan Journal of Electrical Engineering ISSN (Print): , ISSN (Online):

Fully integrated CMOS transmitter design considerations

Design and Implementation of a 1-5 GHz UWB Low Noise Amplifier in 0.18 um CMOS

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Design, Analysis and Measurement Results of a Fully- Integrated Low-Power LNA Presenting Faults

Design of CMOS Power Amplifier for Millimeter Wave Systems at 70 GHz

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Design of CMOS LNA for Radio Receiver using the Cadence Simulation Tool

Performance Comparison of RF CMOS Low Noise Amplifiers in 0.18-µm technology scale

Simulation of GaAs phemt Ultra-Wideband Low Noise Amplifier using Cascaded, Balanced and Feedback Amplifier Techniques

Design of a CMOS Distributed Power Amplifier with Gradual Changed Gain Cells

A 2 GHz 20 dbm IIP3 Low-Power CMOS LNA with Modified DS Linearization Technique

Implementation of Current Reuse Structure in LNAUsing 90nm VLSI Technology for ISM Radio Frequency System

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA)

A 3 TO 5GHZ COMMON SOURCE LOW NOISE AMPLIFIER USING 180NM CMOS TECHNOLOGY FOR WIRELESS SYSTEMS

A 5.2GHz RF Front-End

Design of Wideband Low Noise Amplifier using Negative Feedback Topology for Motorola Application

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

A 2-12 GHz Low Noise Amplifier Design for Ultra Wide Band Applications

L/S-Band 0.18 µm CMOS 6-bit Digital Phase Shifter Design

Design of a 0.7~3.8GHz Wideband. Power Amplifier in 0.18-µm CMOS Process. Zhiyuan Li, Xiangning Fan

DISTRIBUTED amplification is a popular technique for

ACMOS RF up/down converter would allow a considerable

Co-design Approach of RMSA with CMOS LNA for Millimeter Wave Applications

High linear low noise amplifier based on self- biasing multiple gated transistors

A 3-6 Ghz Current Reuse Noise Cancelling Low Noise Amplifier For WLAN And WPAN Application

An Inductor-Less Broadband Low Noise Amplifier Using Switched Capacitor with Composite Transistor Pair in 90 nm CMOS Technology

A 2.1 to 4.6 GHz Wideband Low Noise Amplifier Using ATF10136

CHAPTER 1 INTRODUCTION

THE rapid evolution of wireless communications has resulted

Highly Linear Wideband LNA Design Using Inductive Shunt Feedback

Jurnal Teknologi PERFORMANCE ANALYSIS OF INDUCTIVELY DEGENERATED CMOS LNA. Full Paper

Design of Single to Differential Amplifier using 180 nm CMOS Process

A 2.4GHz Cascode CMOS Low Noise Amplifier

High-Linearity CMOS. RF Front-End Circuits

A COMPACT DUAL-BAND POWER DIVIDER USING PLANAR ARTIFICIAL TRANSMISSION LINES FOR GSM/DCS APPLICATIONS

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

An Energy Efficient 1 Gb/s, 6-to-10 GHz CMOS IR-UWB Transmitter and Receiver With Embedded On-Chip Antenna

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

A 1-W GaAs Class-E Power Amplifier with an FBAR Filter Embedded in the Output Network

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Low Noise Amplifier Design Methodology Summary By Ambarish Roy, Skyworks Solutions, Inc.

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz

1054 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 57, NO. 5, MAY 2009

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

ACTIVE inductor (AIND) and negative capacitance

VLSI Design Considerations of UWB Microwave Receiver and Design of a 20.1 GHz Low Noise Amplifier for on-chip Transceiver

A 3 8 GHz Broadband Low Power Mixer

Transcription:

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 536 Noise Analysis for low-voltage low-power CMOS RF low noise amplifier Mai M. Goda, Mohammed K. Salama, Ahmed M. Soliman Abstract In this paper, a noise analysis to a V,.5 GHz CMOS low-noise amplifier (LNA) was done. The Circuit is simulated in 90 nm CMOS MOSIS. The LNA gain is 8dB, noise figure (NF) is 2dB, reverse isolation ( ) is -36dB, input return loss ( ) is -2.6dB, output return loss ( ) is -7dB, and the power consumption is 5.4 ma from a single V power supply. Index Terms Low-noise amplifier (LNA); RF front end; Global system for mobile communication (GSM); Global positioning system (GPS); Wireless local area network (WLAN); Advanced Design system (ADS). INTRODUCTION T HE development of the high-speed wireless communication systems puts increasing request on integrated low-cost RF devices with multi-ghz bandwidth operating at the lowest power consumption and supply voltage. A wideband LNA [], which is a key block in the design of broadband receivers for multiband wireless communication standards. One of the important blocks in the receiver is the LNA. Still the challenge is CMOS radio frequency (RF) front end circuit is for high performance, low cost, low power consumption [4,5]. Today the present goal is to reduce the power consumption, which leads to an increase of the battery-use time and of cost as well [2]. 2 CIRCUIT ANALYSIS As the first active stage of receivers, LNAs play a critical role in the overall performance and their design is governed by a trade off among the following parameters[3]. ) Power Dissipation 2) Noise Figure 3) Linearity 4) Gain 5) Bandwidth 6) Input Matching (antenna-lna matching) Doing the analysis for many circuits and calculate the gain, the input referred noise and the noise figure trying to minimize the noise figure as can as possible to achieve higher performance for the overall design then studying the S-parameter for each design to know the incident, reflected power and the power loss in order to do matching then checking stability and enhance it by adding a source inductor. 2. Circuit analysis of Shaeffer Low Noise Amplifier Fig. is the most popular narrow-band LNA. It is narrowband because impedance matching is only established within a very narrow frequency range due to the resonant nature of the reactive matching network. Impedance matching is established by inductive degeneration. Around the operation frequency = / the input impedance only presents a real part ; detailed analysis is found in [4]. Fig.. CMOS low noise amplifier [4]. 2.2 Noise analysis for Low-voltage low-power CMOS RF LNA To reduce the cascode number of elements, the mutual inductance properties between two inductors were used as shown in Fig. 2, the LNA differs by one additional capacitor C2 compared to the typical cascode LNA. The insertion of this capacitance adds a degree of freedom to play with the noise performance in addition to the gain at low-power consumption [2]. Also the input is applied on the M source instead of the M gate, which makes the body effect increase the equivalent transconductance of the stage [6]. 205

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 537 shown in Fig. 5. 2. Noise performance simulation result The NF of the presented LNA is 2.079 db at frequency.5 GHz as presented in Fig. 3. The Matlab results that the noise figure at.5 GHz is 2.32 db as shown in Fig. 6. Fig. 2. Modified cascade low noise amplifier [2].. Gain analysis The voltage transfer function of the proposed circuit can be written as follows: = = = Fig. 3. Noise Figure 3. S-parameters simulation result The low-voltage low-power CMOS RF LNA shown in Fig. 2 is simulated using the ADS simulation tools. As shown in Fig. 4 at.5 GHz frequency the input return loss = -2.6, the output return loss = -7, the reverse isolation = -36. = ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )( ) The mutual inductance M between L and L4 helps in giving extra freedom for controlling the conversion gain taking into account the layout fabrication limitation. Also the body effect affects positively the LNA conversion gain. The hand analysis equations are done using MATLAB R200a tool. The Matlab results that the gain at.5 GHz without including load resistance nor source resistance is 29 db as Fig. 4. S-parameter. 205

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 538 3 COMPARISON Table. Comparison of LNA performances Ref. Tech. (CMOS) () Freq. (GHz) Supply voltage (V) [2] 0.25 2 25.67 4 5.3 [7] 0.2.9 2.25 9.7 2.37 23 [8] 0.8 2 0.29 26.25 2.2 0.96 [9] 0.8 3..8 4 2.66 23.7 [0] 0.09 58.5 4.6 5.5 24 [] 0.8 2.2 4.8 3. 3.4 [2] 0.09.76 2 23 2 2.8 [3] 0.8 5.06 0.7 20.8 3 8 [4] 0.3 2.5 4.5 2.6 7.4 [5] 0.8 2.4 5 4.95.5 300 [6] 0.09.76 2 23 2 5.6 [7] 0.3 2.4.2 28 2.2 4.8 [8] 0.8 3.8 4.49.89.7 This paper 0.09.5 8 2 5.4 Gain (db) NF (db) Power (mw) 4 CONCLUSION low-voltage CMOS LNA based on a modification done to the traditional cascode LNA was presented. Using cascode elements of the reduction technique based on the two transistors limitation to reduce the supply voltage that leads to reduce the power consumption, which is essential today to increase the battery life time on most applications. The input signal is inserted in the M source to take the advantage of the body effect to help increase the conversion gain. The insertion of the capacitor C2 gives Fig. 5. Gain from Matlab calculations. another degree of freedom to control the LNA gain. The LNA is simulated in standard 90nm. The LNA presented here is useful in RF signal-processing applications, in the front-end transceiver, WLAN. The results from calculations is done using Matlab is so close to simulation results. Comparison of LNA performances is shown in Table. Appendix A Input Impedance + + = Fig. 6. Noise analysis from Matlab calculations. + + 205

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 539 = + + + To do matching in the input impedance it will be only a real part = + =0 + = = + The resonance frequency is = + Noise Analysis neglecting flicker noise, involving source resistance The Noise Figure = 4 =+ + 4 + = =+ + Appendix B = = =4 =4 = = = = =, = ( + ) =+ ( + ) =+ ( + ) = + + + = + + + + + = ( + ) = + + + + = + + + at resonance frequency, + =0 = = + +, where = = + + + + + = + + + ( ) = + + ( ) + ( ) = = + + ( ) + + ( ) = ( ) + ( ) 205

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 540 = = + + = + = ( ) + ( ) = + + ( ) + + ( ) = + from equation () + = + + + ( + + ) + + + ( + ) + = ( + + ) + + + ( + ) + + + ( + ) = = = + + + + + + + + + + = ( + + ) + ( + ) ( + ) [ + + ] + (2) (+ + )( + ) = + + = ( + ) () + + ( + ) + + + + + + ( + ) + + + + + = + + + = + + + = + + + + + + + = + + + + + ( + ) + + + + = + 2 + + 2 2 + 2 + (3) ( + ) from equation (3) in equation (2) 205

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 54 ( + ) ( + + ) + ( + ) = + + + + 2 2 + 2 2 + 2 + = = = + + + + + + = + + + = ( ) = ( ) + + = ( ) + + + ( ) + + L R (L M ) + + + ( ) + = ( ) + + ( ) + + (L M ) + + + (L M ) + + (L M ) + = = + ( + + ( ) + + ( ) )+ ( + + ) + (L M ) + + ( + + ) + ( + ) = ( ) + (L M ) + +( ) = + ( + )+ + ( + + ) (L M ) + + ( + + ) + ( + ) + + (L M ) + + ( ) Notes: = ( ) + = + ( ) + + ( ) + + ( ) = ( ) + + ( ) + + ( ) + ( ) = ( ) + ( ) + ( ) + (L M ) + + (L M ) +r L A (L M ) = (L M )+r (L M )+A R R (L M ) +A R r (L M ) A r f = ( ) = ( ) + (L M ) h =r R R (L M ) = ( ) = ( ) + ( ) 205

International Journal of Scientific & Engineering Research, Volume 6, Issue 3, March-205 ISSN 2229-558 542 REFERENCES [] M.K.Salama, A. M.Soliman, 0.7V,5.745 GHz CMOS RF low noise amplifier for IEEE 802.a wireless LAN, Elsevier, October 2008. [8] V.P. Bhale and U. D. Dalal, Design and Optimization of CMOS 0.8m Low Noise Amplifier for Wireless Applications, International Journal of Information and Electronics Engineering, Vol. 4, No. 2, March 204. [2] M.K.Salama, A. M.Soliman, Low-voltage low-power CMOS RF low noise amplifier, Elsevier, March 2008. [3] B.Razavi Challenges in portable RF transceiver design, IEEE J Circuits Devices, 996, 2:25. [4] D.K. Shaffer, T. H. Lee, A.5V,.5GHz CMOS Low Noise Amplifier, IEEE J Solid-State Circuits, 997. [5] T.H.Lee, "5-GHz CMOS low noise amplifier", IEEE Journal of Solid State Circuits, Vol.35, NO. 5, May, 2000. [6] B.Razavi, Design of analog CMOS integrated circuits, New York: McGraw-Hill, 200. [7] J.Le Ny, B. Thudi, J. McKenna, A.9 GHz low noise amplifier. EECS 522 Analog Integrated Circuit Project, Winter 2002. [8] Gh.R.Karimi, S. Babaei Sedaghat, Ultra low voltage, ultra low power low noise amplifier for 2 GHz applications, Elsevier, April 20. [9] A.Homaee, A CMOS 3. - 0.6 GHz UWB LNA Employing Modified Derivative Superposition Method, Circuits and Systems, January 203. [0] T.Yao, M. Q. Gordon, K. K. W. Tang, K. H. K. Yau, M. T. Yang, P. Schvan, S. P. Voinigescu, Algorithmic Design of CMOS LNAs and PAs for 60- GHz Radio, IEEE Journal of Solid-State Circuits, Vol. 42, NO. 5, May 2007. [] H.K. Chen, D. C. Chang, Y. Z. Juang, S. S. Lu, A Compact Wideband CMOS Low-Noise Amplifier Using Shunt Resistive-Feedback and Series Inductive-Peaking Techniques, IEEE Microwave and wireless components letters, Vol. 7, NO. 8, Augest 2007. [2] E.A. Sobhy, A. A. Helmy, S. Hoyos, K. Entesari, E. Sánchez-Sinencio, A 2.8-mW Sub-2-dB Noise-Figure Inductorless Wideband CMOS LNA Employing Multiple Feedback, IEEE, 20. [3] Gh. R. Karimi, E. Nazari, An ultra low voltage amplifier design using forward body bias folded cascade topology for 5 GHz application, In: ICIEA, 5th conf IEEE, 200, p. 838-42. [4] W. Chen, G. Liu, B. Zdravko, A. M. Niknejad, A highly linear broadband CMOS LNA employing noise and distortion cancellation, IEEE Radio Frequency Integrated Circuits Symp, 2007, 6-4. [5] M.H.Misrana, M.A. MeorSaida, M.A.Othmana, M.M. Ismaila, H.A. Sulaimana, K.G. Chenga, Design of Low Noise Amplifier Using Feedback and Balanced Technique for WLAN Application, Elsevier, 203. [6] D.Im, I. Nam, H. T. Kim, K. Lee, A Wideband CMOS Low Noise Amplifier Employing Multiple Feedback, IEEE Journal of Solid-State Circuits, Vol. 44, NO. 3, March 2009. [7] M.Ramana Reddy, N.S MurthySarma, P.ChandraSekhar, A 2.4 GHz CMOS LNA input matching design using resistive feedback topology in 0.3m technology, International Journal of Research in Engineering and Technology, March 204. 205