TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic TB62779FNG

Similar documents
TB62747AFG, TB62747AFNG

TOSHIBA CDMOS Integrated Circuit Silicon Monolithic TC62D748CFG

TBD62308AFAG TBD62308AFAG. TOSHIBA BiCD Integrated Circuit Silicon Monolithic. 4channel Low active high current sink type DMOS transistor array

TBD62387APG, TBD62387AFNG

TOSHIBA BiCD Integrated Circuit Silicon Monolithic TB62214AFG

TB62747AFG,TB62747AFNG, TB62747AFNAG,TB62747BFNAG

TD62083AFNG,TD62084AFNG

TOSHIBA Bi-CD Integrated Circuit Silicon Monolithic TB6633FNG/AFNG

ULN2803APG,ULN2803AFWG,ULN2804APG,ULN2804AFWG

TC7W04FU, TC7W04FK TC7W04FU/FK. 3 Inverters. Features. Marking TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC14AP,TC74HC14AF

TBD62083APG, TBD62083AFG, TBD62083AFNG, TBD62083AFWG TBD62084APG, TBD62084AFG, TBD62084AFNG, TBD62084AFWG

TCK106AF, TCK107AF, TCK108AF

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC7S14F, TC7S14FU

TD62502PG,TD62502FG,TD62503PG,TD62503FG

TC7SB3157CFU TC7SB3157CFU. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment. 5. Marking Rev.4.

TC74AC04P, TC74AC04F, TC74AC04FT

TC74HC00AP,TC74HC00AF,TC74HC00AFN

TC7S04FU. Inverter. Features. Absolute Maximum Ratings (Ta = 25 C) TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VCX08FT, TC74VCX08FK

TC4069UBP, TC4069UBF, TC4069UBFT

TA75W01FU TA75W01FU. Dual Operational Amplifier. Features Pin Connection (Top View)

TC4001BP, TC4001BF, TC4001BFT

TC74VHC08F, TC74VHC08FT, TC74VHC08FK

TC7W00FU, TC7W00FK TC7W00FU/FK. Dual 2-Input NAND Gate. Features. Marking. Pin Assignment (top view)

TC7SBL66CFU, TC7SBL384CFU

TD62308AP,TD62308AF TD62308AP/AF. 4ch Low Input Active High-Current Darlington Sink Driver. Features. Pin Assignment (top view)

TD62308APG,TD62308AFG

TC4093BP, TC4093BF TC4093BP/BF. TC4093B Quad 2-Input NAND Schmitt Triggers. Pin Assignment. Logic Diagram

3A, 8 mω Ultra Low On resistance Load Switch IC with Reverse Current Blocking and Thermal Shutdown function

74LCX04FT 74LCX04FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging Rev Toshiba Corporation

TOSHIBA Bi-CMOS Integrated Circuit Silicon Monolithic TB62779FNG

TC4584BP, TC4584BF TC4584BP/BF. TC4584B Hex Schmitt Trigger. Pin Assignment. Logic Diagram. Input/Output Voltage Characteristic

TC7MBL3245AFT, TC7MBL3245AFK

TD62383PG TD62383PG. 8 ch Low Input Active Sink Driver. Features. Pin Assignment (top view) Schematics (each driver)

TC74VHCT74AF, TC74VHCT74AFT

TCK104G, TCK105G. Load Switch IC with Current Limit function TCK104G,TCK105G. Feature

TC75S56F, TC75S56FU, TC75S56FE

TD62783AP,TD62783AF,TD62784AP,TD62784AF

TC74LCX08F, TC74LCX08FT, TC74LCX08FK

TC75W57FU, TC75W57FK

TC4011BP,TC4011BF,TC4011BFN,TC4011BFT

TC7USB40FT TC7USB40FT. 1. Functional Description. 2. General. 3. Features. 4. Packaging and Pin Assignment Rev.2.0. Dual SPDT USB Switch

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 -π-mos V) 2SK2963

TCA62724FMG TCA62724FMG. 3-Channel Constant-Current LED Driver. Features TOSHIBA CMOS Integrated Circuits Silicon Monolithic

TC7SB66CFU, TC7SB67CFU

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK1829

TC7WH00FU, TC7WH00FK

TC74VHCT540AF, TC74VHCT540AFT, TC74VHCT540AFK TC74VHCT541AF, TC74VHCT541AFT, TC74VHCT541AFK

TD62081AP,TD62081AF,TD62082AP,TD62082AF TD62083AP,TD62083AF,TD62084AP,TD62084AF

Ultra low quiescent current, Fast Load Transient 300 ma CMOS Low Drop-Out Regulator in ultra small package

SSM3J118TU SSM3J118TU. High-Speed Switching Applications. Absolute Maximum Ratings (Ta = 25 C) Electrical Characteristics (Ta = 25 C)

TD62064APG, TD62064AFG

RN4987 RN4987. Switching, Inverter Circuit, Interface Circuit and Driver Circuit Applications. Equivalent Circuit and Bias Resister Values

TC74VHC540F, TC74VHC540FT, TC74VHC540FK TC74VHC541F, TC74VHC541FT, TC74VHC541FK

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC4213

TC74VHC367F,TC74VHC367FT,TC74VHC367FK TC74VHC368F,TC74VHC368FT,TC74VHC368FK

SSM6J507NU SSM6J507NU. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev Toshiba Corporation

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type 2SK2009

TOSHIBA Field-Effect Transistor Silicon N-Channel MOS Type SSM3K329R. DC I D (Note 1) 3.5 A. 1: Gate Pulse I DP (Note 1) 7.

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type SSM3J01T. A Pulse. 3.4 (Note 2) 1250 mw

TB6612FNG Usage considerations

Toshiba Intelligent Power Device Silicon Monolithic Power MOS Integrated Circuit TPD1036F

TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TA8429H, TA8429HQ

TD62786AP,TD62786AF,TD62787AP,TD62787AF

TOSHIBA Transistor Silicon PNP Epitaxial Type 2SA2065

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K316T. P D (Note 2) 700 t = 10s 1250

TC75S55F, TC75S55FU, TC75S55FE

LDO Regulators Glossary

TOSHIBA Field Effect Transistor Silicon P Channel MOS Type 2SJ200

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K17FU

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type (L 2 π MOSV) 2SK2615

TD62318APG,TD62318AFG

TOSHIBA Field-Effect Transistor Silicon N-Channel MOS Type (U-MOS VII-H) SSM3K333R. W t = 10s 2

TOSHIBA Transistor Silicon PNP Epitaxial Type 2SA2060

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K16FU

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC3303. TOSHIBA 2-7J1A temperature/current/voltage and the significant change in

TOSHIBA Transistor Silicon NPN Epitaxial Type (PCT process) 2SC2240

TOSHIBA INSULATED GATE BIPOLAR TRANSISTOR SILICON N CHANNEL IGBT GT30J322

TOSHIBA Bipolar Linear Integrated Circuit Silicon Monolithic TAR5S15U ~ TAR5S50U

JJN SSM3J135TU. Absolute Maximum Ratings (Ta = 25 C) Equivalent Circuit (top view)

TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ) SSM3J327R. Power Management Switch Applications Unit: mm. P D (Note 2) 1 t = 10s 2

TOSHIBA Field-Effect Transistor Silicon N-Channel MOS Type SSM3K35MFV. DC I D 180 ma Pulse I DP 360

SSM3K35CTC SSM3K35CTC. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon N-Channel MOS

TOSHIBA Transistor Silicon PNP / NPN Epitaxial Type (PCT Process) HN4B101J. Rating Unit PNP NPN. DC (Note 1) I C A Pulse (Note 1) I CP

TOSHIBA Transistor Silicon NPN Triple Diffused Type 2SC5548A

TOSHIBA Transistor Silicon PNP Epitaxial Type 2SA2097

TOSHIBA Transistor Silicon NPN Triple Diffused Type 2SD2012

SSM3K357R SSM3K357R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.2.0. Silicon N-Channel MOS.

TOSHIBA Transistor Silicon PNP / NPN Epitaxial Type (PCT Process) HN4B102J. Rating

SSM3K339R SSM3K339R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.1.0. Silicon N-Channel MOS

TPW1R005PL TPW1R005PL. 1. Applications. 2. Features. 3. Packaging and Internal Circuit Rev Toshiba Corporation

TOSHIBA Field Effect Transistor Silicon N Channel MOS Type SSM3K37FS. JEDEC Storage temperature range T stg 55 to 150 C

TOSHIBA Field Effect Transistor Silicon N Channel Junction Type 2SK mw

SSM3J356R SSM3J356R. 1. Applications. 2. Features. 3. Packaging and Pin Assignment Rev.3.0. Silicon P-Channel MOS (U-MOS )

TC74ACT574P,TC74ACT574F,TC74ACT574FT

TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSⅥ) SSM3J328R. Power Management Switch Applications Unit: mm. P D (Note 3) 1 t = 10s 2

HN1B01F HN1B01F. Audio-Frequency General-Purpose Amplifier Applications Q1: Q2: Marking. Q1 Absolute Maximum Ratings (Ta = 25 C)

TOSHIBA Field-Effect Transistor Silicon P-Channel MOS Type (U-MOSVI) SSM3J332R. Power Management Switch Applications Unit: mm

SSM3K36FS N X SSM3K36FS. High-Speed Switching Applications. Equivalent Circuit (top view) Absolute Maximum Ratings (Ta = 25 C)

Transcription:

TOSHIB Bi-CMOS Integrated Circuit Silicon Monolithic TB62779FNG 9-Channel Constant-Current LED Driver of the 3.3-V and 5-V Power Supply Voltage Operation The TB62779FNG is a constant-current driver designed for LED and LED display lighting. The TB62779FNG incorporates nine channels of seven-bit PWM dimming controllers and constant-current drivers. Nine constant-current drivers are divided into three blocks, each consisting of three drivers, and the output current of each can be independently adjusted by the relevant external resistor. The TB62779FNG is controlled using the DT and CLK input signals. Up to 64 slave IDs (slave addresses) can be independently assigned to the TB62779FNG. Fabricated using the Bi-CMOS process, the TB62779FNG is capable of high-speed data transfers. The TB62779FNG operates with a supply voltage of 3.3 V or 5 V. The TB62779FNG is RoHS (2002/95/EL) compliant. Weight: 0.10 g (typ.) 1. Features Power supply voltages: VCC = 3.3 V/5 V Output drive capability and output count: 80 m (max) 9 channels Constant-current output range: 5 to 40 m Voltage applied to constant-current output terminals: 0.4 V(min) (IOUT = 5 to 40 m) Designed for common-anode LEDs The input interface is controlled by the DT and CLK signal lines. Thermal shutdown (TSD) (min: 150 C) Logical Input signal voltage level: 3.3-V and 5-V CMOS interfaces (Schmitt trigger input) Maximum output voltage: 28 V Incorporates PWM control circuitry: Provides seven-bit PWM control. Driver identification: Up to 64 drivers can be controlled individually. Operating temperature range: Topr = 40 to 85 C Package: SSOP20-P-225-0.65 Constant-current accuracy Output Voltage Current accuracy Between Channels Current ccuracy Between ICs Output Current 0.4 V to 4 V ±3% ±6% 15 m 2014 TOSHIB Corporation 1

2. Pin ssignment (top view) RESET 1 20 SD 2 19 /OUTB2 ID0 ID1 ID2 Rext-R Rext-G Rext-B 3 4 5 6 7 8 9 62779G 18 17 16 15 14 13 12 /OUTG2 /OUTR2 /OUTB1 /OUTG1 /OUTR1 /OUTB0 /OUTG0 GND 10 11 /OUTR0 3. Block Diagram ID0 ID1 ID2 Rext-R RESET SD Logic Processing TSD CLK Generation ddress Configuration Data Buffer POR PWM (7 bits) PWM (7 bits) PWM (7 bits) PWM (7 bits) PWM (7 bits) PWM (7 bits) PWM (7 bits) PWM (7 bits) PWM (7 bits) Constant- Current Driver Constant- Current Driver Constant- Current Driver Constant- Current Driver Constant- Current Driver Constant- Current Driver Constant- Current Driver Constant- Current Driver Constant- Current Driver Rext-G Rext-B Note: The values of external resistors that are used for adjusting the output current (Rext-R, Rext-G and Rext-B) should be independently specified. Three resistors must not be collectively connected to a single pin. 2

4. Terminal Description Pin No, Symbol Function 1 RESET Reset signal input. (Setting this pin High resets internal data.) (Note 1) 2 SD Serial data input terminal 3 Serial clock input terminal 4 ID0 ID configuration pin (Note 1) 5 ID1 ID configuration pin (Note 1) 6 ID2 ID configuration pin (Note 1) 7 Rext-R External resistor pin for output current configuration (/OUTR0, /OUTR1, /OUTR2) 8 Rext-G External resistor pin for output current configuration (/OUTG0, /OUTG1, /OUTG2) 9 Rext-B External resistor pin for output current configuration (/OUTB0, /OUTB1, /OUTB2) 10 GND Ground pin 11 /OUTR0 Constant-current output terminal (Open-collector type) 12 /OUTG0 Constant-current output terminal (Open-collector type) 13 /OUTB0 Constant-current output terminal (Open-collector type) 14 /OUTR1 Constant-current output terminal (Open-collector type) 15 /OUTG1 Constant-current output terminal (Open-collector type) 16 /OUTB1 Constant-current output terminal (Open-collector type) 17 /OUTR2 Constant-current output terminal (Open-collector type). 18 /OUTG2 Constant-current output terminal (Open-collector type) 19 /OUTB2 Constant-current output terminal (Open-collector type) 20 Power supply terminal Note 1: fter the reset is released, it should be ensured that IDs (slave addresses) are properly configured. 5. Equivalent Circuits for Inputs and Outputs SD, Terminals RESET Terminals RESET 100 kω GND GND /OUTR0 to /OUTB2 Constant-Current Output Terminals ID0, ID1, ID2 Terminals /OUTR0 - /OUTB2 GND ID0 ID1 ID2 GND Comparison 3

6. Programming the TB62779FNG The TB62779FNG can be programmed by the DT signal on the SD pin (pin 2) and CLK signal on the SCK pin (pin 3). Though the specification of these signal lines is similar to that of the I2C bus, these lines are only used to program data to the TB62779FNG and bi-directional data transfers are not performed. The TB62779FNG should basically be programmed using one of the following formats: (1) Serial Packet Format in Normal Programming Mode or (2) Serial Packet Format in Special Mode 1. 1) Serial Packet Format in Normal Programming Mode Typical S Slave address 8 bits S Slave 1 Sub-address 1 Data 1 Sub-address (Channel select) 8 bits Sub-address 2 Data 2 Data byte (PWM configuration) 8 bits S: Start command; : cknowledge command; P: Period command a) Data Programming Timing 1 P S Slave 2 Sub-address 1 Data 1 P P Slave 1(IC1) IC1 Configuration Period Sub-address 1 PWM 121 122 123 124 125 126 127 IC2 Configuration Period 0 1 2 3 124 125 126 127 Terminal Count of the PWM Counter Previous data Output data changes to 1 when a logical ND of the terminal count of the PWM counter(127) and the Period(P) condition signal becomes 1. P (Period) No IOUT(Data1) Yes Slave 1(IC1) Sub-address 2 PWM 121 122 123 124 125 126 127 0 1 2 3 124 125 126 127 Output Data changes to 1. Output data changes to 1 when a logical ND of the terminal count of the PWM counter(127) and the Period(P) condition signal becomes 1. IOUT(Data2) Slave 2(IC2) Sub-address 1 PWM 121 122 123 124 125 126 127 0 1 2 3 124 125 126 127 Output data changes to 1 when a logical ND of the terminal count of the PWM counter(127) and the Period(P) condition signal becomes 1. IOUT(Data1) Note: s shown in the above timing diagram, output data changes to 1 when the PWM counter reaches its terminal count after the Period condition is shifted in. Therefore, even after the P condition, the next packet should not be shifted in before the PWM counter reaches its terminal count. Otherwise, the data programmed before the P condition is overwritten with the next data. fter the P condition, an interval of about 3.0 ms (128 PWM cycles) is required before shifting in the next packet. 2) Serial Packet Format in Special Mode 1 When the sub-address is specified to 1000XXXX, all the channels are selected in order. Make sure that data for all nine channels are provided. (If data for more than nine channels are provided, the 10th and subsequent data are treated as invalid. If data for less than nine channels are provided, those data are written to the channels in order and the remaining channels retain the previous data.) To put the TB62779FNG back into Normal mode, a Start condition should be transmitted first. In Special Mode 1, the sub address is set with a value of 8 x slave instruction/ic. S Slave ddress Sub-ddress(channel select) 8bits(1000XXXX) Data /OUTR0 Data /OUTG0 Data /OUTB0 Data /OUTR1 Data /OUTG1 Data /OUTB1 Data /OUTR2 Data /OUTG2 Data /OUTB2 P 4

3) Data Write Start Condition (S) and Period Condition (P) Start condition: High to Low transition on the SD line while is High. Period condition: Low to High transition on the SD line while is High. SD S Start condition P Period condition 4) Setup and Hold Conditions The SD signal must be changed when is Low. SD DT must not be changed. DT can be changed. 5) cknowledge CLK signals for acknowledgement must be generated after every byte received. (Though the TB62779FNG is not designed to perform bi-directional data transfers, it must generate this acknowledgement clock signal.) SD Invalid SCL S 1 8 9 Clock pulse for acknowledgement 5

6) Data Settings a) Slave ddresses Input voltages and logic states of the ID0, ID1 and ID2 pins are determined as follows (where the LSB = 0): = 11, 2/3 = 10, 1/3 = "01, GND = 00 Select ddress ID2 ID1 ID0 00000000 GND GND GND 00000010 GND GND 1/3 00000100 GND GND 2/3 01111100 2/3 01111110 1XXXXX0 ll Select b) Sub-ddresses Output channel select / ll channel select / Special mode select 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0bit channel select 0 0 0 0 0 0 0 1 /OUTR0 0 0 0 0 0 0 1 0 /OUTG0 0 0 0 0 0 0 1 1 /OUTB0 0 0 0 0 0 1 0 0 /OUTR1 0 0 0 0 0 1 0 1 /OUTG1 0 0 0 0 0 1 1 0 /OUTB1 0 0 0 0 0 1 1 1 /OUTR2 0 0 0 0 1 0 0 0 /OUTG2 0 0 0 0 1 0 0 1 /OUTB2 1 1 1 1 ll channel select 1 0 0 0 Special mode1 : Don t care c) Data Bytes (PWM configuration) 7bit 6bit 5bit 4bit 3bit 2bit 1bit 0bit PWM Dimming (for reference only) 0 0 0 0 0 0 0 0 0/127(Default) 0 0 0 0 0 0 0 1 1/127 0 0 0 0 0 0 1 0 2/127 to 0 1 1 1 1 1 1 0 126/127 0 1 1 1 1 1 1 1 127/127 Note: ny data other than those specified above must not be programmed. 6

7. Power-ON Reset (POR) The POR circuitry resets all the internal data to the default values upon powering up the TB62779FNG in order to ensure proper device operation. The POR circuitry is only activated when rises from 0 V. To reactivate POR, must be powered down to 0 V. The internal data hold voltage is guaranteed after has once reached or exceeded 3.0 V. Initial Clear Waveform 2.0 V Reset Completion Voltage 1.8 V Minimum Data Hold Voltage POR Completed 0 V POR ctive POR Not ctive POR ctive 8. Thermal Shutdown (TSD) When the die temperature reaches 150 C, the thermal shutdown circuit is tripped, switching the constant-current outputs to off. The constant-current outputs are automatically turned on when the temperature cools past the shutdown threshold. TSD trip temperature: 150 C to 170 C TSD recovery temperature: 30 C below the TSD trip temperature 7

9. Points to Note when Setting Up the TB62779FNG 1. External resistors for specifying the LED driving current (Rext-R, Rext-G, Rext-B) External resistors should be separately connected to the Rext-R, Rext-G and Rext-B pins. Three resistors must not be collectively connected to a single pin. 2. External resistors for ID configuration The total resistance value of three external resistors used for specifying a device ID (which are connected between and GND) should be about 30 kω or lower. ( recommended value will be clearly defined after the TB62779FNG is completed.) 3. ID configuration sequence ID configuration can be performed after POR is released upon powering on. However, to avoid false operation of the ID configuration, transient input signals of less than two clock cycles of the reference clock for the internal oscillator are not accepted. 2 V 1.8 V ID Configuration Not llowed ID Configuration llowed ID Configuration Not llowed Care should be taken during the period between the POR released timing and the timing when power supply has reached the rated voltage. 4. ID configuration Make sure to set IDs after releasing reset condition. 8

10. State Transition Diagram Power-ON reaches the POR release threshold voltage. ID specified by the master matches that of the TB62779FNG RESET = Low RESET = High fter the TB62779FNG is powered on, data can be programmed only after 15 ms has elapsed. Normal Mode Output data is programmed for each ID device using the DT and CLK signals for providing dimming control. /RESET = High /RESET = Low Compares IDs again Reset Mode Internal data are reset. In any condition, setting /RESET to High forces data to be reset and enters low-power consumption mode. Exceeds the TSD trip threshold temperature Cools past the TSD release threshold temperature TSD Mode (Thermal Shutdown) When the die temperature exceeds the TSD trip threshold temperature, all the outputs are disabled, while internal data is retained. 9

11. bsolute Maximum Ratings (Ta = 25 C) Characteristics Symbol Rating Unit Supply voltage V CC 6.0 V Input voltage V IN 0.3 to V CC + 0.3 (Note 1) V Output current I OUT 85 m/ch Output voltage V OUT 0.3 to 29 V Power dissipation P d 1.02 (Notes 2 and 3) W Thermal resistance R th (j-a) 122 (Note 2) C/W Operating temperature range T opr 40 to 85 C Storage temperature range T stg 55 to 150 C Maximum junction temperature T j 150 C Note 1: However, do not exceed 6.0 V. Note 2: When mounted on a PCB (76.2 114.3 1.6 mm; Cu = 30%; 35-μm-thick; SEMI-compliant) Note 3: Power dissipation is reduced by 1/Rth (j-a) for each C above 25 C ambient. 12. Operating Ranges (Ta = 40 C to 85 C, unless otherwise specified) Characteristics Symbol Test Condition Min Typ. Max Unit Supply voltage V CC 3 5.5 V Output voltage V OUT (ON) ll Output 0.4 4 V Output current I OUT ll Output 5 40 m/ch 10

13. Electrical Characteristics (Ta = 25 C, VCC = 4.5 to 5.5 V, unless otherwise specified) Characteristics Symbol Test Circui t Output current I OUT1 4 Test Condition Min Typ. Max Unit V OUT = 0.4 V, R-EXT = 1.2 kω = 5 V 12.69 13.5 14.31 m Output current error between channels I OUT2 4 V OUT = 0.4 V, R-EXT =1.2 kω ll ch ON = 5 V ±3.0 % Output leakage current I OZ 4 V OUT = 28 V 1 μ 0.7 V IH - SD,, RESET V IL - GND 0.3 Input voltage V ID0 V ID1 V ID2 - - - ID0, ID1, ID2 0 0.3 1/3-0.3 2/3-0.3 1/3 2/3 1/3 +0.3 2/3 +0.3 V V ID3 - - 0.3 Input current SD, 1 I IH 1 RESET( = 5 V) 25 50 75 I IL 2 SD,, RESET -1 I ID 1,2 ID0, ID1, ID2 ±0.1 μ Changes in constant output current dependent on V CC %/ 4 = 4.5 V to 5.5 V 1 2 % Supply current Icc 1 3 Current consumption in Reset mode Icc (RS) 3 R-EXT = 1.2 kω, V OUT = 0.4 V, RESET = L R-EXT = 1.2 kω, V OUT = 0.4 V, RESET = H (The input current of the RESET pin is excluded.) 8 12 m 1 μ Time required for a mode transition from Reset mode to Normal mode ton2 - Time between a High to Low transition on RESET and the timing when an output current is generated after input data is applied. 3 ms Output rise time Tor 5 Output fall time Tof 5 10% to 90% points of /OUTR0 to /OUTB2 voltage waveforms 90% to 10% points of /OUTR0 to /OUTB2 voltage waveforms 20 150 ns 125 300 ns 11

14. Input Signal Characteristics (Ta = 25 C, = 4.5 to 5.5 V, unless otherwise specified) Characteristics Symbol Test Circuit Min Max Unit frequency fclk 5-1.7 MHz (Repeated) Start condition setup time tsu;st 5 320 - ns (Repeated) Start condition hold time thd;st 5 320 - ns Period condition setup time tsu;sto 5 320 - ns Data setup time tsu;dt 5 10 - ns Data hold time thd;dt 5 0 - ns pulse width Low tlow 5 90 - ns pulse width High thigh 5 45 - ns SD tlow thigh tsu;dt thd;st thd;st thd;dt tsu;st tsu;sto 12

15. Test Circuits Test Circuit 1: High-Level Input Current (IIH) V IN = V DD RESET SD ID0,1,2 /OUTR0 /OUTB2 Rext-R REXT Rext-G Rext-B REXT REXT GND = 4.5 to 5.5 V Test Circuit 2: Low-Level Input Current (IIL) RESET SD ID0,1,2 /OUTR0 /OUTB2 Rext-R Rext-G Rext-B REXT REXT REXT GND = 4.5 to 5.5 V Test Circuit 3: Supply Current V IH = V IL = 0 V F.G RESET SD /OUTR0 /OUTB2 ID0 ID Set V ID0 = 0.3 V V ID1 = 1/3 ± 0.3 V V ID2 = 2/3 ± 0.3 V V ID3 = -0.3 V ID1 ID2 Rext-R Rext-G Rext-B GND = 4.5 to 5.5 V 13

Test Circuit 4: Output Current (IOUT1), Output Leakage Current (IOZ) Output Current Variations ( IOUT1/ IOUT2), Current Variation with VCC V IH = V IL = 0 V F.G RESET SD /OUTR0 /OUTG1 ID0 ID Set ID1 ID2 /OUTB2 V ID0 = 0.3 V V ID1 = 1/3 ± 0.3 V V ID2 = 2/3 ± 0.3 V V ID3 = -0.3 V Rext-R Rext-G Rext-B REXT = 1.2 kω REXT = 1.2 kω REXT = 1.2 kω GND VOUT = 0.4 V, 28 V = 4.5 to 5.5 V Theoretical output current = 1.12 V / R EXT 14.5 Test Circuit 5: Switching Characteristics RESET /OUTR0 R L=300 Ω V IH = V IL = 0 V F.G ID Set V ID0 = 0.3 V V ID1 = 1/3 ± 0.3 V V ID2 = 2/3 ± 0.3 V V ID3 = -0.3 V SD ID0 ID1 ID2 Rext-R Rext-G Rext-B REXT = 1.2 kω REXT = 1.2 kω REXT = 1.2 kω /OUTB2 GND C L I OUT C L = 10.5 pf VL = 5 V = 4.5 to 5.5 V 14

16. Output Current vs. Derating (lighting rate) Graph PCB Conditions: 76.2 114.3 1.6 mm, Cu = 30%, 35-μm Thick, SEMI-Compliant pulse width of 25 ms or more is considered to be a DC current. 90 I O - Duty 90 I O - Duty 80 80 70 70 60 60 I O (m) 50 40 IO (m) 50 40 30 30 20 10 0 Ta=25 V O =1.0V ON PCB 0 20 40 60 80 100 Duty - Turn on rate (%) 20 10 Ta=55 V O =1.0V ON PCB 0 0 20 40 60 80 100 Duty - Turn on rate (%) 90 I O - Duty 1.2 P D - Ta 80 70 1.0 60 0.8 IO (m) 50 40 PD (W) 0.6 30 0.4 20 10 Ta=85 V O =1.0V ON PCB 0.2 0 0 20 40 60 80 100 Duty - Turn on rate (%) 0.0 0 10 20 30 40 50 60 70 80 90 Ta ( ) Output Current vs. External Resistor Value TB62779FNG Output Current vs Resistor Value ( = 5 V, Ta = 25 C) 120 100 Output Current [m] 80 60 40 Output current: 1.12 (V)/REXT(Ω)*14.5 20 0 100 1 K 10 K Resistor Value [Ω] 15

17. pplication Circuit Example 1 00 01 10 11 V LED ID = 000000 ID = 000001 ID0 ID1 ID2 /OUTR0 /OUTB2 ID0 ID1 ID2 /OUTR0 TB62779FNG TB62779FNG /OUTB2 CPU SD SD SD Rext-R Rext-G Rext-B GND Rext-R Rext-G Rext-B GND 16

Package Dimensions SSOP20-P-225-0.65 Unit: mm Weight: 0.10 g (typ.) 17

Notes on Contents 1. Block Diagrams Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes. 2. Equivalent Circuits The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes. 3. Timing Charts Timing charts may be simplified for explanatory purposes. 4. pplication Examples The application examples provided in this data sheet are provided for reference only. Thorough evaluation and testing should be implemented when designing your application s mass production design. In providing these application examples, Toshiba does not grant the use of any industrial property rights. 5. Test Circuits Components in the test circuits are used only to obtain and confirm the device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure from occurring in the application equipment. 18

IC Usage Considerations Notes on handling of ICs (1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating(s) may cause breakdown, damage or deterioration of the device, and may result in injury by explosion or combustion. (2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in the event of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly, or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow. Such a breakdown can lead to smoke or ignition. To minimize effects of a large current flow in the event of breakdown, fuse capacity, fusing time, insertion circuit location, and other such suitable settings are required. (3) If your design includes an inductive load such as a motor coil, incorporate a protection circuit into the design to prevent device malfunction or breakdown caused by the current caused by inrush current at power ON or the negative current caused by the back electromotive force at power OFF. IC breakdown may cause injury, smoke or ignition. For ICs with built-in protection functions, use a stable power supply. n unstable power supply may cause the protection function to not operate, causing IC breakdown. IC breakdown may cause injury, smoke or ignition. (4) Do not insert devices incorrectly or in the wrong orientation. Make sure that the positive and negative terminals of power supplies are connected properly. Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause breakdown, damage or deterioration of the device, which may result in injury by explosion or combustion. In addition, do not use any device that has had current applied to it while inserted incorrectly or in the wrong orientation even once. (5) Carefully select power amp, regulator, or other external components (such as inputs and negative feedback capacitors) and load components (such as speakers),. If there is a large amount of leakage current such as input or negative feedback capacitors, the IC output DC voltage will increase. If this output voltage is connected to a speaker with low input withstand voltage, overcurrent or IC failure can cause smoke or ignition. (The over current can cause smoke or ignition from the IC itself.) In particular, please pay attention when using a Bridge Tied Load (BTL) connection type IC that inputs output DC voltage to a speaker directly. Points to remember on handling of ICs (1) Heat Dissipation Design In using an IC with large current flow such as a power amp, regulator or driver, please design the device so that heat is appropriately radiated, not to exceed the specified junction temperature (Tj) at any time or under any condition. These ICs generate heat even during normal use. n inadequate IC heat dissipation design can lead to decrease in IC life, deterioration of IC characteristics or IC breakdown. In addition, please design the device taking into consideration the effect of IC heat dissipation on peripheral components. (2) Back-EMF When a motor rotates in the reverse direction, stops, or slows down abruptly, a current flows back to the motor s power supply due to the effect of back-emf. If the current sink capability of the power supply is small, the device s motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-emf into consideration in your system design. 19

RESTRICTIONS ON PRODUCT USE Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIB"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice. This document and any information herein may not be reproduced without prior written permission from TOSHIB. Even with TOSHIB's written permission, reproduction is permissible only if reproduction is without alteration/omission. Though TOSHIB works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIB information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIB Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIB SSUMES NO LIBILITY FOR CUSTOMERS' PRODUCT DESIGN OR PPLICTIONS. PRODUCT IS NEITHER INTENDED NOR WRRNTED FOR USE IN EQUIPMENTS OR SYSTEMS THT REQUIRE EXTRORDINRILY HIGH LEVELS OF QULITY ND/OR RELIBILITY, ND/OR MLFUNCTION OR FILURE OF WHICH MY CUSE LOSS OF HUMN LIFE, BODILY INJURY, SERIOUS PROPERTY DMGE ND/OR SERIOUS PUBLIC IMPCT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIB SSUMES NO LIBILITY FOR PRODUCT. For details, please contact your TOSHIB sales representative. Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part. Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations. The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIB for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise. BSENT WRITTEN SIGNED GREEMENT, EXCEPT S PROVIDED IN THE RELEVNT TERMS ND CONDITIONS OF SLE FOR PRODUCT, ND TO THE MXIMUM EXTENT LLOWBLE BY LW, TOSHIB (1) SSUMES NO LIBILITY WHTSOEVER, INCLUDING WITHOUT LIMITTION, INDIRECT, CONSEQUENTIL, SPECIL, OR INCIDENTL DMGES OR LOSS, INCLUDING WITHOUT LIMITTION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION ND LOSS OF DT, ND (2) DISCLIMS NY ND LL EXPRESS OR IMPLIED WRRNTIES ND CONDITIONS RELTED TO SLE, USE OF PRODUCT, OR INFORMTION, INCLUDING WRRNTIES OR CONDITIONS OF MERCHNTBILITY, FITNESS FOR PRTICULR PURPOSE, CCURCY OF INFORMTION, OR NONINFRINGEMENT. Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export dministration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations. Please contact your TOSHIB sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIB SSUMES NO LIBILITY FOR DMGES OR LOSSES OCCURRING S RESULT OF NONCOMPLINCE WITH PPLICBLE LWS ND REGULTIONS. 20