Multi Level Inverters with Its Detailed Depiction and Elimination of Higher Order Harmonics With Switching Losses Calculations Using MATLAB

Similar documents
Symmetrical Multilevel Inverter with Reduced Number of switches With Level Doubling Network

Comparison between Conventional and Modified Cascaded H-Bridge Multilevel Inverter-Fed Drive

A Comparative Study of Different Topologies of Multilevel Inverters

NPTEL

International Journal of Advance Engineering and Research Development

MATLAB Implementation of a Various Topologies of Multilevel Inverter with Improved THD

Analysis And Comparison Of Flying Capacitor And Modular Multilevel Converters Using SPWM

Hybrid 5-level inverter fed induction motor drive

CHAPTER 4 MULTI-LEVEL INVERTER BASED DVR SYSTEM

Harmonic Reduction in Induction Motor: Multilevel Inverter

Speed Control of Induction Motor using Multilevel Inverter

Performance Study of Multiphase Multilevel Inverter Rajshree Bansod*, Prof. S. C. Rangari**

Speed control of Induction Motor drive using five level Multilevel inverter

A NOVEL APPROACH TO ENHANCE THE POWER QUALITY USING CMLI BASED CUSTOM POWER DEVICES

An Efficient Cascade H-Bridge Multilevel Inverter for Power Applications

SIMULATION OF THREE PHASE MULTI- LEVEL INVERTER WITH LESS NUMBER OF POWER SWITCHES USING PWM METHODS

A New Transistor Clamped 5-Level H-Bridge Multilevel Inverter with voltage Boosting Capacity

Simulation and Experimental Results of 7-Level Inverter System

Implementation of New Three Phase Modular Multilevel Inverter for Renewable Energy Applications

Development of Multilevel Inverters for Control Applications

A Single Dc Source Based Cascaded H-Bridge 5- Level Inverter P. Iraianbu 1, M. Sivakumar 2,

II. WORKING PRINCIPLE The block diagram depicting the working principle of the proposed topology is as given below in Fig.2.

A COMPARITIVE STUDY OF THREE LEVEL INVERTER USING VARIOUS TOPOLOGIES

29 Level H- Bridge VSC for HVDC Application

Enhanced Performance of Multilevel Inverter Fed Induction Motor Drive

Modular Grid Connected Photovoltaic System with New Multilevel Inverter

Multilevel Inverters : Comparison of Various Topologies and its Simulation

A 5-Level Single Phase Flying Capacitor Multilevel Inverter

Non-Carrier based Digital Switching Angle Method for 81-level Trinary Cascaded Hybrid Multi-level Inverter using VHDL Coding

SINGLE PHASE MULTI STRING FIVE LEVEL INVERTER FOR DISTRIBUTED ENERGY SOURCES

Comparative Analysis of Single Phase Cascaded H-Bridge Multilevel Inverter

CHAPTER 5 MODIFIED SINUSOIDAL PULSE WIDTH MODULATION (SPWM) TECHNIQUE BASED CONTROLLER

A New Multilevel Inverter Topology with Reduced Number of Power Switches

MODELING AND ANALYSIS OF THREE PHASE MULTIPLE OUTPUT INVERTER

COMPENSATION OF VOLTAGE SAG USING LEVEL SHIFTED CARRIER PULSE WIDTH MODULATED ASYMMETRIC CASCADED MLI BASED DVR SYSTEM G.Boobalan 1 and N.

A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components

Bhanutej Jawabu Naveez Assistant Professor, Vignana Bharathi Institute of Technology, Aushapur, Ghatkesar, Hyderabad.

Australian Journal of Basic and Applied Sciences. Simulation and Analysis of Closed loop Control of Multilevel Inverter fed AC Drives

Nine Level Inverter Using Modified H Bridge Configuration

New Topology of Cascaded H-Bridge Multilevel Inverter

New Multi Level Inverter with LSPWM Technique G. Sai Baba 1 G. Durga Prasad 2. P. Ram Prasad 3

Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI

Lecture Note. DC-AC PWM Inverters. Prepared by Dr. Oday A Ahmed Website:

Ch.8 INVERTER. 8.1 Introduction. 8.2 The Full-Bridge Converter. 8.3 The Square-Wave Inverter. 8.4 Fourier Series Analysis

Simulation of Three Phase Cascaded H Bridge Inverter for Power Conditioning Using Solar Photovoltaic System

SINGLE PHASE THIRTEEN LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES USING DIFFERENT MODULATION TECHNIQUES

International Journal of Advance Engineering and Research Development

A Novel Cascaded Multilevel Inverter Using A Single DC Source

Multilevel Inverter for Single Phase System with Reduced Number of Switches

Study of five level inverter for harmonic elimination

CHAPTER 4 MODIFIED H- BRIDGE MULTILEVEL INVERTER USING MPD-SPWM TECHNIQUE

Improvement in Performance of Induction Motor Drive Using Multilevel Inverter

CARRIER BASED PWM TECHNIQUE FOR HARMONIC REDUCTION IN CASCADED MULTILEVEL INVERTERS

Modified Transistor Clamped H-bridge-based Cascaded Multilevel inverter with high reliability.

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

Analysis Of Seven Level Asymmetric Cascaded H-Bridge Inverter

New Approaches for Harmonic Reduction Using Cascaded H- Bridge and Level Modules

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

Simulation & Implementation Of Three Phase Induction Motor On Single Phase By Using PWM Techniques

FUZZY LOGIC CONTROL BASED DYNAMIC VOLTAGE RESTORER FOR POWER QUALITY IMPROVEMENT IN DISTRIBUTION SYSTEM

Simulation of Cascade H-Bridge Multilevel Inverter With Equal DC Voltage Source

Reduction in Total Harmonic Distortion Using Multilevel Inverters

Study of Harmonics and THD of Nine Phase PWM Inverter Drive with CLC Filter for motor drive applications

A Comparative Modelling Study of PWM Control Techniques for Multilevel Cascaded Inverter

A Single-Phase Cascaded Multilevel Inverter Based on a New Basic Unit with Reduced Number of Power Switches

Hybrid Five-Level Inverter using Switched Capacitor Unit

Fifteen Level Hybrid Cascaded Inverter

Cascaded H-Bridge Multilevel Inverter

Multi Level Inverter with Dc Link Switches

PERFORMANCE ANALYSIS OF SEVEN LEVEL INVERTER WITH SOFT SWITCHING CONVERTER FOR PHOTOVOLTAIC SYSTEM

Jawad Ali, Muhammad Iftikhar Khan, Khadim Ullah Jan

Diode Clamped Multilevel Inverter for Induction Motor Drive

A Hybrid Cascaded Multilevel Inverter for Interfacing with Renewable Energy Resources

Harmonic Analysis Of Three Phase Diode Clamped Multilevel Inverters

CHAPTER 3 SINGLE SOURCE MULTILEVEL INVERTER

Minimization Of Total Harmonic Distortion Using Pulse Width Modulation Technique

SIMULATION, DESIGN AND CONTROL OF A MODIFIED H-BRIDGE SINGLE PHASE SEVEN LEVEL INVERTER 1 Atulkumar Verma, 2 Prof. Mrs.

COMPARATIVE STUDY OF DIFFERENT TOPOLOGIES OF FIVE LEVEL INVERTER FOR HARMONICS REDUCTION

Multilevel Inverter Based Statcom For Power System Load Balancing System

SWITCHING FREQUENCY HARMONIC SELECTION FOR SINGLE PHASE MULTILEVEL CASCADED H-BRIDGE INVERTERS

Phase Shift Modulation of a Single Dc Source Cascaded H-Bridge Multilevel Inverter for Capacitor Voltage Regulation with Equal Power Distribution

A SOLUTION TO BALANCE THE VOLTAGE OF DC-LINK CAPACITOR USING BOOST CONVERTER IN DIODE CLAMPED MULTILEVEL INVERTER

THD Analysis for 3-Phase 5-Level Diode Clamped Multilevel Inverter Using Different PWM Techniques

DESIGN 3-PHASE 5-LEVELS DIODE CLAMPED MULTILEVEL INVERTER USING MATLAB SIMULINK

Hybridised Single-Phase Cascaded Multilevel Inverter Topology Using Reduced Number of Power Switches. Abia State Nigeria.

5DESIGN PARAMETERS OF SHUNT ACTIVE FILTER FOR HARMONICS CURRENT MITIGATION

CHAPTER 3 A COMPARISON OF MULTILEVEL INVERTER USING IN 3-PHASE INDUCTION MOTOR

Literature Survey: Multilevel Voltage Source Inverter With Optimized Convention Of Bidirectional Switches

A Comparative Analysis of Modified Cascaded Multilevel Inverter Having Reduced Number of Switches and DC Sources

Modified Multilevel Inverter Topology for Driving a Single Phase Induction Motor

Design and Evaluation of Solar Inverter for Different Power Factor Loads

ISSN Vol.05,Issue.05, May-2017, Pages:

An Investigation Study of Total Harmonic Distortion in a Flying Capacitor Multilevel Inverter With / Without Closed Loop Feedback Schemes

Cascaded H-Bridge Five Level Inverter for Harmonics Mitigation and Reactive Power Control

Level Shifted Pulse Width Modulation in Three Phase Multilevel Inverter for Power Quality Improvement

New model multilevel inverter using Nearest Level Control Technique

Design and Development of Multi Level Inverter

Comparative Study of Sag & Swell Mitigation by a Novel Multi Level DVR with Wavelets

A NOVEL SWITCHING PATTERN OF CASCADED MULTILEVEL INVERTERS FED BLDC DRIVE USING DIFFERENT MODULATION SCHEMES

Design and Evaluation of PUC (Packed U Cell) Topology at Different Levels & Loads in Terms of THD

Transcription:

Multi Level Inverters with Its Detailed Depiction and Elimination of Higher Order Harmonics With Switching Losses Calculations Using MATLAB Sadaf Qasim 1, Sony Verma 2, Smita Dinker 3 1,2,3 Department of Electrical and Electronics Engineering Shri Ram Murti Smarak College of Engineering and Technology, Bareilly (India) ABSTRACT The emerging trends in the field of power electronics have made many advancements in the power sector in which the multilevel inverters are the pre-dominating one. We have used the two level inverters to convert DC to AC in the hoary days but now the multilevel inverters have replaced them and paved a path for the evolution of power sector. The detailed description of multi level inverters with their working, advancements, advantages has been described herein. The MATLAB model for the multilevel inverters has been developed and the elimination of the higher order harmonics have been performed by PWM and filters. This paper also calculates the switching losses in the multilevel inverter. Keywords: Multilevel-Inverter, MATLAB, PWM, Filters, harmonics, switching losses. I.INTRODUCTION The renewable energy sources has been tremendously increasing its production out of all those renewable energy sources solar is popular and it needs an inverter for the conversion. The multilevel inverters are the advancement in power electronics. II.STRUCTURES OF THE MULTI LEVEL INVERTERS The multi level inverters can be classified as three major types on the basis of the switch connectivity and type of switch used. They are flying capacitor inverter, diode clamped inverter and the cascaded H-bridge inverter. 2.1Flying Capacitors The figure 1 shows the structure of a flying-capacitor type converter. In this type of inverters we are going to use the capacitors and diodes along with the DC voltage source. This has an advantage that filter is unnecessary and the control of active and reactive power flow is possible. It also has drawback as the number of capacitors is very high, the control of system becomes difficult with the increase of diode legs. 122 P a g e

2.2Cascaded-Type Multilevel Inverter Figure 2 represents the structure of a three-phase cascaded-type converter with separate dc sources. This type of converter does not need any transformer clamping diodes, or flying capacitors. Each bridge converter generates three levels of voltages and can be in star or delta. It has the following advantages: It uses fewer components than the other types. It has a simple control, since the converters present the same structure. However, the main drawback is that it. needs separate dc sources for the conversion of the active power, which limits its use. 2.3Diode-Clamped Multilevel Inverter This is used in static VAR compensation, variable speed motor drives, and high-voltage system interconnections. A three phase six-level diode clamped inverter is shown in Figure. An m level inverter leg requires 2(m-1) switching devices and (m- 1)(m-2) clamping diodes. For a three-level inverter, m=3, so it needs four switching devices and two clamping diodes per leg as shown in Figure 3, 123 P a g e

III.CIRCUIT OPERATION 3.1Overview of Circuit A five level cascaded multilevel inverter is chosen for simulation. For a five level cascaded multilevel inverter, two H bridges are modeled in simulink. According to the expected waveform, MOSFETs are grouped into categories. Each group is triggered with a pulse generator. Model of a 5 Level Cascaded Multilevel Inverter (CMI) The table 1 gives information about the operation of the MOSFET S in the groups to give the desired output. In this the two H-Bridges are grouped with the 8 MOSFET s and those are switched ON for certain period of time. Total number of groups that are used here are in number 4 and they are classified as group1, 2, 3, and 4. In each 124 P a g e

the groups some/all MOSFET s function (be in ON state) for a certain period. This can be used for successful estimation of the waveform. The voltage levels may not be same for each group and they may change from increment or a decrement fashion. Table-1: Group of switches with respect to voltage levels The numbers of switches i.e. MOSFET s to be in ON position depends on the group that we have chosen and 3.2OPERATION that indirectly depends on the desired waveform. IV. SWITCHING LOSSES AND HARMONICS INVESTIGATIONS Waveforms of practical inverters are non-sinusoidal and contain certain harmonics. Harmonic contents present in the output of a dc-ac inverter can be eliminated either by using a filter circuit or by employing Switching losses become a dominant part of the total inverter losses at higher switching frequencies. Therefore, optimization of the switching frequency is necessary to reduce both THD and switching losses in the power devices. 4.1Multilevel Inverters The cascaded inverter uses a large number of separate dc sources for each of the bridges. However, in the diode clamped topology, all devices are switched at the fundamental frequency resulting in low switching losses and high efficiency. Other main features of this topology are controlled reactive power flow between source and load, much better dynamic voltage sharing among switching devices and simple topological structure. Therefore, diode clamped inverter topology is considered here for study. The control logic is simple, especially for back-to-back inter-tie connections of two 125 P a g e

systems. However, it requires a large number of clamping diodes for a large number of output voltage levels. To produce an m-level output phase voltage, (m-1) switches are required for each half phase leg, a total of (m-1) dc link capacitors for energy storage and (m-1)*(m-2) clamping diodes for each phase leg. 4.2 Switching Losses Calculations: Consider a single MOSFET switch connected across a dc voltage of value Vdc. Current through switch during 'on' time is considered as Idc. Figure 6.1 shows the waveforms of the voltage across current through and the the switch when it is operated at a switching frequency of Fs = 1/Ts, where T s is the switching period. To simplify the expressions, the switching waveforms are represented by linear approximations. In the figure 7, v M and i M are the voltage across and the current through the MOSFET. Switching losses can be calculated from the turn-on and turn-off characteristics of the devices. Instantaneous voltage and current during turn on time tc(on) Instantaneous power during the interval tc(on) is and energy dissipated during this interval is t c(on), and during turn-off transition, of t c(off), the current falls from I dc to zero and Vdc rises lineary to Vdc. The instantaneous voltage and current during this period are 126 P a g e

The instantaneous power dissipated during the interval tc(off) is Hence, the energy dissipated can be found as tc(off) Therefore, with the devices having short switching times, it is possible to operate them at a higher switching frequency thus avoiding excessive switching power losses in the device. V. SIMULATION RESULTS 5.1Circuit implementation in MATLAB The MATLAB simulated circuit for the Switching Losses and Harmonics Investigations in Cascaded Multilevel Inverter is shown in the figure 8 and this figure consists of two MOSFET H-bridges with two separate DC supplies which are fed to the two bridges, This also consists of an R-load. Each MOSFET is triggered at certain intervals of time and those intervals of time is given in the below table 2. The results of the above circuit are shown and that is as in here. 127 P a g e

The level of DC-supply that is maintained is 9V while the load here is 1ohm. The switching losses depend on the time for which the MOSFET has been ON. The switch that is ON for more time may suffer more switching losses while the switch that is On for the less time suffers with the less switching losses. All the switches are calculated with the ON and OFF time taken from their timers. They are as follows Table 2: Switching losses The above denotes that the switches A1,B3 are the switches that suffer with the low losses while the other switches are suffering with the high losses and thus these switches can be given the rating in order to overcome the losses. The harmonics are calculated or estimated by using the diode clamped inverter. 128 P a g e

VI. RESULTS VII.CONCLUSION The multi level inverter is designed by taking two H-MOSFET bridges with number of levels as five. The switching losses of the multi level inverter is calculated and the harmonics are investigated and then the higher order harmonics which are of greater than 500 Hz are eliminated by using the low pass filter and then better sinusoidal signal is obtained. Thus this made the difference between an ordinary inverter and the multilevel inverter by cascading the H-bridges made of MOSFET s. REFERENCES [1] Chaturvedi PK, Jain S, Agrawal P, Nema RK, Sao KK.Switching losses and harmonic investigations in multilevel inverters. IETE J Res 2008;54:297-307 [2] B. Phani Chandra, K. Krishna Veni and Minakshi Khushoo-Investigations Of Harmonics And Switching Losses On Different Multilevel Inverter Control Techniques By Simulation International J.of Multidispl.Research & Advcs. in Engg.(IJMRAE), ISSN 0975-7074, Vol. 2, No. III (October 2010), pp. 181-198 [3] Multilevel Power Converters by Surin Khomfoi and Leon M.Tolbert, the University of Tennessee, PDF 129 P a g e