Rapid and inexpensive fabrication of polymeric microfluidic devices via toner transfer masking

Similar documents
Part 5-1: Lithography

DIY fabrication of microstructures by projection photolithography

AC : EXPERIMENTAL MODULES INTRODUCING MICRO- FABRICATION UTILIZING A MULTIDISCIPLINARY APPROACH

Rapid Prototyping of Microfluidic Modules with Water-Developable Dry Film Photoresist Bondable to PDMS Cheng-fu Chen and Thomas F.

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

Chapter 3 Fabrication

This writeup is adapted from Fall 2002, final project report for by Robert Winsor.

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 PROBLEM SET #2. Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory.

Supporting Information for. Stretchable Microfluidic Radio Frequency Antenna

Electrical Impedance Spectroscopy for Microtissue Spheroid Analysis in Hanging-Drop Networks

Chemical Machining of Monel

PHOTO ETCHING BRASS Jerry Gilland Boulder Model Railroad Club Aug. 22, 2013

Module 11: Photolithography. Lecture 14: Photolithography 4 (Continued)

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

CHAPTER 2 Principle and Design

SUPPLEMENTARY INFORMATION

EG2605 Undergraduate Research Opportunities Program. Large Scale Nano Fabrication via Proton Lithography Using Metallic Stencils

Soft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training

Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Nanofluidic Diodes based on Nanotube Heterojunctions

All-Glass Gray Scale PhotoMasks Enable New Technologies. Che-Kuang (Chuck) Wu Canyon Materials, Inc.

Development of a Capacitive Humidity Sensor for Physiological Activity Monitoring Applications

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

Major Fabrication Steps in MOS Process Flow

CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER

Dr. Dirk Meyners Prof. Wagner. Wagner / Meyners Micro / Nanosystems Technology

i- Line Photoresist Development: Replacement Evaluation of OiR

Supporting Information. Holographic plasmonic nano-tweezers for. dynamic trapping and manipulation

Microlens formation using heavily dyed photoresist in a single step

Experiments In Layered Electro-Photographic Printing

A BASIC EXPERIMENTAL STUDY OF CAST FILM EXTRUSION PROCESS FOR FABRICATION OF PLASTIC MICROLENS ARRAY DEVICE

Institute of Solid State Physics. Technische Universität Graz. Lithography. Peter Hadley

SU-8 Post Development Bake (Hard Bake) Study

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

Supplementary Materials for

On-chip 3D air core micro-inductor for high-frequency applications using deformation of sacrificial polymer

FINDINGS. REU Student: Philip Garcia Graduate Student Mentor: Anabil Chaudhuri Faculty Mentor: Steven R. J. Brueck. Figure 1

Preliminary Ideas: PTFE-Based Microwave Laminates and Making Prototypes

Micro- and Nano- Fabrication and Replication Techniques

A new class of LC-resonator for micro-magnetic sensor application

Photolithography I ( Part 1 )

POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME

Topic 3. CMOS Fabrication Process

Droplets Generation with 3D Printed Chip

Photomask Patterning for Slope-Form Deep Etching Using Deep-Reactive-Ion Etching and Gradation Exposure

EXPERIMENT # 3: Oxidation and Etching Week of 1/31/05 and 2/7/05

KMPR 1010 Process for Glass Wafers

DESIGNING A PATCH ANTENNA FOR DOPPLER SYSTEMS

OPTOFLUIDIC ULTRAHIGH-THROUGHPUT DETECTION OF FLUORESCENT DROPS. Electronic Supplementary Information

Asia Microreactors Datasheet

Lecture 13 Basic Photolithography

Supplementary information for Stretchable photonic crystal cavity with

Opto-Mechanical Equipment of KBTEM: Present Day and the Future

UFNF YES Image Reversal & HMDS Oven Revision 6.0 1/22/2014 Page 1 of 5. YES Image Reversal and HMDS Oven SOP

Microfluidic-integrated laser-controlled. microactuators with on-chip microscopy imaging. functionality

SUSS Mask Aligner. Purpose: To expose photoresist on a wafer using a photomask

Cost Effective Mask Design in CMOS Transistor Fabrication for Undergraduates Program

Conformal Electronics Wrapped Around Daily-life Objects. Using Original Method: Water Transfer Printing.

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

DOE Project: Resist Characterization

Micro-fabrication of Hemispherical Poly-Silicon Shells Standing on Hemispherical Cavities

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

Lecture (03.02) PCB fabrication using. and toner thermal transferee By: Dr. Ahmed ElShafee

High Performance Silicon-Based Inductors for RF Integrated Passive Devices

Supporting Information 1. Experimental

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

Design Rules for Silicon Photonics Prototyping

Fluidic Factory Layer Offset Function

Measurement of channel depth by using a general microscope based on depth of focus

SUPPLEMENTARY INFORMATION

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Caterpillar Locomotion inspired Valveless Pneumatic Micropump using Single Teardrop-shaped Elastomeric Membrane

Sensitivity Analysis of MEMS Based Piezoresistive Sensor Using COMSOL Multiphysics

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

The Department of Advanced Materials Engineering. Materials and Processes in Polymeric Microelectronics

From Sand to Silicon Making of a Chip Illustrations May 2009

Development of a LFLE Double Pattern Process for TE Mode Photonic Devices. Mycahya Eggleston Advisor: Dr. Stephen Preble

EE 143 Microfabrication Technology Fall 2014

EXPERIMENT # 3: Oxidation and Etching Tuesday 2/3/98 and 2/5/98 Thursday 2/10/98 and 2/12/98

Photolithography 光刻 Part I: Optics

Yoshihiko ISOBE Hiroshi MUTO Tsuyoshi FUKADA Seiji FUJINO

Contrast Enhancement Materials CEM 365HR

DIY PCB TUTORIAL. What you will need:

Copyright 2000 Society of Photo Instrumentation Engineers.

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

Photolithography Technology and Application

(ksaligner & quintel resolution)

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Nature Protocols: doi: /nprot Supplementary Figure 1. Optical microscope images of nylon templates used to fabricate PVDF scaffolds.

Supplementary Figures

Fabrication of suspended micro-structures using diffsuser lithography on negative photoresist

Module - 2 Lecture - 13 Lithography I

Supplementary Information

Contrast Enhancement Materials CEM 365iS

Fabrication and characterization of nano/micrometer glass channels with UV lithography

EUV Substrate and Blank Inspection

Optical Bus for Intra and Inter-chip Optical Interconnects

Transcription:

Easley et al. Toner Transfer Masking Page -1- B816575K_supplementary_revd.doc December 3, 2008 Supplementary Information for Rapid and inexpensive fabrication of polymeric microfluidic devices via toner transfer masking Christopher J. Easley 1,, Richard K. P. Benninger 1, Jesse H. Shaver 1, W. Steven Head 1, David W. Piston 1,2, * Vanderbilt University, Departments of 1 Molecular Physiology and Biophysics and 2 Physics and Astronomy Vanderbilt University Medical Center, 702 Light Hall, Nashville, TN 37232, USA 1

Easley et al. Toner Transfer Masking Page -2- Supplementary Information Brass etching. The brass substrates were etched in a 20% solution (% w/v) of ammonium persulfate (APS, (NH 4 ) 2 S 2 O 8 ), which is commercially available at electronics suppliers. During etching, the brass sheets were weighed on a fine balance in increments over a 90 min period. The average dissolution rate was found to be 0.428 ± 0.047 mg cm -2 min -1. As discussed in the text, this data also revealed that the mass removed during etching was directly proportional to the etch depth, with a linear correlation coefficient of 0.99993 and a y-intercept of -0.09534 ± 0.10819 µm, essentially zero (Supplementary Fig. S1a). This allowed the brass weight to be used as a simple and accurate indicator of microfluidic channel depth via Equation 1 (see text). Using a profilometer, the brass surface roughness was also measured as a function of etch depth (Fig. S1b). As shown in the figure, the roughness increased linearly with the etch depth, from ~0.2 µm roughness at ~2 µm depth to ~1.5 µm roughness at ~40 µm depth. The surface roughness was shown to decrease following the final brass-polishing step using commercially available metal polish (Brasso ), although post-polish surface roughness data was not collected extensively. It should be noted that APS was not the most obvious choice for a brass etchant solution. In fact, ferric chloride (FeCl 3 ) etchants (also commercially available) are capable of etching brass much more rapidly, and these are the most commonly used etchants for home-made electrical circuits. Unfortunately, etching brass with FeCl 3 etchants resulted in oxide film formation 38, which was visually obvious as a dull, dark brown surface coating almost immediately following the onset of etching. These films caused anisotropic etching near the toner patterns, and the effect was apparently accelerated by stirring or shaking the solution. This problem is avoided using APS, since ammonia forms soluble complexes with Cu 1+ or Cu 2+ as the persulfate ions oxidize the copper 38. Presumably, this prevents disproportionation of Cu 1+ into Cu 0 and Cu 2+. On the other hand, surface roughness was 2

Easley et al. Toner Transfer Masking Page -3- increased by etching brass in APS (see Fig. S1b). It was found that this surface roughness could be greatly reduced by simply immersing the brass in a ferric chloride etchant for 5 minutes, without stirring, followed by a brass-polishing step using commercially available metal polish (Brasso ). Resolution tests. As noted in the text, a resolution test pattern (Supplementary Fig. S2) was designed and printed in triplicate, and a wide-field microscope was used to collect digital images of the printed patterns on the paper substrate. The pattern was designed in Adobe Illustrator then transferred to Adobe Photoshop and rasterized for compatibility with the laser printer (to avoid aliasing of the images). As shown in Fig. S2, the test pattern consisted of 1- to 24-pixel (21.2 to 508.0 µm) line widths and 1- to 12-pixel (21.2 to 254.0 µm) line spacing, in both vertical and horizontal configurations. Via fabrication for three-dimensional networks. For via construction, the lower and upper layer toner patterns consisted of a typical channel network design, while the via layer pattern consisted of regions designed to intersect with the pre-etched lower pattern (Supplementary Fig. 3). Briefly, the lower layer master was fabricated at the desired channel thickness using TTM, and the toner was removed. Next, the via layer pattern was printed onto paper, and this pattern was transferred to the lower layer pattern using heat and pressure. Toner was transferred only to the regions in which the via layer pattern intersected with the raised, un-etched, features. This method allowed the deposition of very small regions of toner onto pre-existing, raised features. Upon further etching to the desired depth, the small toner regions protected the raised brass, while the remainder of the raised brass was etched further. Finally, the upper layer pattern was fabricated at the desired channel thickness using TM, and the toner was removed. Two masters resulted from this method. The via-forming master (for 3

Easley et al. Toner Transfer Masking Page -4- the lower microfluidic channels) consisted of multiple depths, with small raised regions to serve as via masters. The upper fluidic master consisted simply of a channel network of a single depth, to serve as the master for the upper microfluidic channels. As noted in the text, the three-dimensional channel patterns could then be fabricated without the use of a spin-coater or cleanroom facility. Similar to the method used to fabricate valves, a transparency film covered by a sheet of glass was clamped onto the via-forming master. Using a modification of the method developed by Beebe and coworkers 26, PDMS was poured over the viaforming master, and the master/transparency/glass assembly was clamped tightly and heated to PDMS curing temperature (70 C, 1-2 h). Next, a thick (5-mm) layer of PDMS was cured over the upper fluidic master. The fluidic and via-forming layers could be joined by either partial curing and annealing 18 or by plasma oxidation and adhering, and these joined layers were sealed to a glass slide by plasma oxidation and adhering. Small vias were created with this technique, with an average volume of 2.5 ± 0.6 nl (see Fig. 3d in text). Cost analysis. Consumable costs of the TTM method were compared to that of master fabrication by standard photolithography. Costs of the consumable materials purchased for TTM in this work (brass strips, pursulfate and ferric chloride copper etchants, a printer cartridge, and metal polish) were tabulated, then adjusted for amounts needed to fabricate a 6.45 cm 2 (1.00 in 2 ) brass master. The total cost of consumables to fabricate one master of this size was estimated to be $0.85 or, more roughly < $1, as noted in the manuscript. By comparison, consumables for standard photolithography would include (at minimum) SU-8 photoresist, SU-8 developer, and a silicon wafer. These costs were tabulated and adjusted as well, amounting to $10.68 per master, over an order of 4

Easley et al. Toner Transfer Masking Page -5- magnitude higher cost than that of the TTM method. In fact, the cost ratio (photolithography cost per master to TTM cost per master) was calculated here to be 12.6. It is important to note that this cost analysis ignores equipment costs, which should, again, be much larger with standard photolithography. In the standard methods, these types of costs would include a photomask for each chip design, a specialized UV flood-exposure unit, spin-coaters, a hotplate (or oven), and costly maintenance of cleanroom facilities. In comparison to the minimal equipment needed for the TTM method, these items would undoubtedly add to the cost ratio calculated above. 5

Easley et al. Toner Transfer Masking Page -6- Supplementary Figures and Legends Figure S1. (a) Brass etch depth during etching with 20% APS, measured using a profilometer, plotted as a function of removed mass from the brass sheet during etching. The linear relationship (dotted line), with a y-intercept of essentially zero, reveals that the removed mass (Δm in Equation 1 in text) can be used as a simple indicator of etch depth and, thus, microfluidic channel depth after molding. Error bars represent the standard deviation about the mean. (b) The brass surface roughness was shown to be linear with etch depth, before the polishing step. a b 6

Easley et al. Toner Transfer Masking Page -7- Figure S2. Resolution test pattern used for measurement of line widths and line spacing of toner printed on photo paper as well as toner transferred to brass substrates. The pattern, which was designed in Adobe Illustrator then transferred to Adobe Photoshop and rasterized, included vertical and horizontal line widths between 1 and 24 pixels (21.2 to 508.0 µm) and spacing from 1 to 12 pixels (21.2 to 254.0 µm). 7

Easley et al. Toner Transfer Masking Page -8- Figure S3. Via mask patterns used for TTM fabrication of three-dimensional channel networks. Vias were formed at the intersections of the lower layer pattern (left) and via pattern (middle), resulting in low-volume connectors between upper (pattern on right) and lower fluidic channel layers in the final devices (see Fig. 3d in text). 8