ELECTRONICS ELEC1. Mark scheme June 2016 INTRODUCTORY ELECTRONICS. Version: 1.0 Final

Similar documents
GCSE Electronics 44301

GCSE Electronics Mark scheme June Version 1.1: Final mark scheme

A-LEVEL Electronics. ELEC5 Communications Systems Mark scheme June Version: 1.0 Final

ELE1. ELECTRONICS Unit 1 Foundation Electronics. General Certificate of Education June 2004 Advanced Subsidiary Examination

Free-Standing Mathematics Qualification Mathematics

GCSE DESIGN AND TECHNOLOGY ELECTRONIC PRODUCTS

hij Teacher Resource Bank GCE Electronics Exemplar Examination Questions ELEC2 Further Electronics

GCSE DESIGN AND TECHNOLOGY SYSTEMS AND CONTROL TECHNOLOGY

A-LEVEL Physics PHA5/2B Medical Physics Mark scheme

GCSE Mathematics (Linear)

LEVEL 3 TECHNICAL LEVEL ENGINEERING Mathematics for Engineers Mark scheme

abc Unit 1: Written Paper Final Mark Scheme Design and Technology Electronic Products June 2011 General Certificate of Secondary Education

abc Mark Scheme Mathematics 4301 Specification A General Certificate of Secondary Education Paper 2 Foundation 2008 examination - November series

ELEC1 (JUN13ELEC101) General Certificate of Education Advanced Subsidiary Examination June Introductory Electronics TOTAL. Time allowed 1 hour

GCSE Mathematics (Linear)

UNIT E1 (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June hour

= V IN. and V CE. = the supply voltage 0.7 V, the transistor is on, V BE. = 0.7 V and V CE. until saturation is reached.

GCSE Electronics. Scheme of Work

GCE AS. WJEC Eduqas GCE AS in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS

A-LEVEL Media Studies

GCSE Mathematics (Linear)

GCSE DESIGN AND TECHNOLOGY SHORT COURSE

-SQA-SCOTTISH QUALIFICATIONS AUTHORITY NATIONAL CERTIFICATE MODULE: UNIT SPECIFICATION GENERAL INFORMATION. -Module Number Session

GCSE (9-1) WJEC Eduqas GCSE (9-1) in ELECTRONICS ACCREDITED BY OFQUAL DESIGNATED BY QUALIFICATIONS WALES SAMPLE ASSESSMENT MATERIALS

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

Functional Skills Functional Mathematics

Unit F Mark scheme

Sensor, Op-amp comparator, and output revision.

GCSE Engineering Mark scheme June Version: 1.0 Final

MOSFET as a Switch. MOSFET Characteristics Curves

ELEC2 (JUN15ELEC201) General Certificate of Education Advanced Subsidiary Examination June Further Electronics TOTAL. Time allowed 1 hour

GCSE MATHEMATICS. Practice Papers - Set 1- Teacher Booklet. NEW PRACTICE PAPER SET 2 Foundation Tier Paper 1 Mark Scheme (Published November 2015)

Version 1.0. General Certificate of Education January Media Studies. Unit 1: Investigating Media. Final. Mark Scheme

PHYSICS B: PHYSICS IN CONTEXT

GCSE Mathematics H Applications of Mathematics Unit 2: Higher Tier Mark scheme 93702H. November Version 1.0 Final

4368 Mark scheme and Guidance

Wednesday 7 June 2017 Afternoon Time allowed: 1 hour 30 minutes

b b Fig. 1 Transistor symbols

GCSE Physics. PH3HP Final Mark Scheme June Version/Stage: v1.0

GCSE Design and Technology Short Course

Monday 13 June 2016 Afternoon Time allowed: 2 hours

AQA Qualifications. GCSE Mathematics. Unit H Mark scheme H June Version 1: Final mark scheme

*X036/12/01* X036/12/01 TECHNOLOGICAL STUDIES HIGHER NATIONAL QUALIFICATIONS 2013 TUESDAY, 21 MAY 1.00 PM 4.00 PM

Department of Electrical and Electronics Engineering Logic Circuits Laboratory EXPERIMENT-1 BASIC GATE CIRCUITS

GCSE Mathematics. Paper 3 Foundation Tier. Mark scheme November Version: 1.0 Final

Level 6 Graduate Diploma in Engineering Electro techniques

Electronics (JUN ) General Certificate of Secondary Education June Time allowed 2 hours TOTAL

Electronics (JUN ) General Certificate of Secondary Education June Thursday 5 June pm to 3.30 pm. Time allowed 2 hours

The Norwegian University of Science and Technology ENGLISH. EXAM IN TFY 4185 Measurement Technique/Måleteknikk. 1 Dec 2014 Time: 09:00-13:00

ECE 2210 Transistor Switching Circuit Examples A.Stolp 11/21/06 rev 12/3/14 Ex.1

GCSE Mathematics. Paper F Mark scheme F November Version/Stage: 1.0 Final

High-side Current Sensing Techniques for the isppac-powr1208

Version 3.0. Genera June Engin. (Spec. Final

OCR ADVANCED SUBSIDIARY GCE IN ELECTRONICS (3826) OCR ADVANCED GCE IN ELECTRONICS (7826) Specimen Question Papers and Mark Schemes

Downloaded from

Lecture 9 Transistors

Home Map Projects Construction Soldering Study Components 555 Symbols FAQ Links

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

3 Circuit Theory. 3.2 Balanced Gain Stage (BGS) Input to the amplifier is balanced. The shield is isolated

AS Drama and Theatre Studies

ELEXBO A-Car-Engineering

Intermediate 2 Electronic and Electrical Fundamentals Specimen Question Paper NATIONAL QUALIFICATIONS [C025/SQP068] Time: 2 hours 30 minutes

Version 1.0: abc. General Certificate of Education. Applied Science 8771/8773/8776/8779. Medical Physics. Mark Scheme

Lab# 13: Introduction to the Digital Logic

Logic diagram: a graphical representation of a circuit

General Certificate of Secondary Education Engineering 48501

-SQA-SCOTTISH QUALIFICATIONS AUTHORITY HIGHER NATIONAL UNIT SPECIFICATION GENERAL INFORMATION INTRODUCTION TO ANALOGUE AND DIGITAL CIRCUITS

Draw in the space below a possible arrangement for the resistor and capacitor. encapsulated components

Boosting output in high-voltage op-amps with a current buffer

SPINE ROAD HIGH SCHOOL TECHNOLOGY TEST 2 GRADE 9 SEPTEMBER 2017 EXAMINER: MRS N GOVENDER MODERATOR: MR LUKIE TIME: 1 HOUR 30 MINUTES INSTRUCTIONS

GCSE Mathematics. Paper F Mark scheme F June Version 1: Final Mark Scheme

Final. Mark Scheme. Design and Technology: Resistant Materials. (Specification 4560) Unit 1: Written Paper

AQA Qualifications Functional Mathematics Level Mark scheme November Version/Stage: Final V1.0

ME218a Midterm Exam Due by 4pm on 10/25/96. I Certify that I have taken this examination in compliance with the Stanford University Honor Code.

Final Exam: Electronics 323 December 14, 2010

Contents. Acknowledgments. About the Author

Concepts to be Covered

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

SUMMER 13 EXAMINATION Subject Code: Model Answer Page No: / N

Experiment (1) Principles of Switching

Matrix Multimedia Limited Tel Fax

Signal Conditioning Systems

Industrial Technology Electronics Technologies

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Summer 2016 EXAMINATIONS.

Unit 5 - Operational Amplifiers

GOVERNMENT OF KARNATAKA KARNATAKA STATE PRE-UNIVERSITY EDUCATION EXAMINATION BOARD II YEAR PUC EXAMINATION MARCH-2013 SCHEME OF VALUATION

Example #6 1. An amplifier with a nominal gain

Electronics & Control

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

*X036/12/01* X036/12/01 TECHNOLOGICAL STUDIES HIGHER NATIONAL QUALIFICATIONS 2015 TUESDAY 12 MAY 1.00 PM 4.00 PM

Lab 2 Revisited Exercise

TOSHIBA Bipolar Digital Integrated Circuit Silicon Monolithic

Output Stage and Power Amplifiers

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

GCSE Electronics Practical Electronics System Synthesis Report on the Examination June Version: 1.0

Assignment /01

4.7 k V C 10 V I B. (b) V ma V. 3.3 k ma. (c)

A B. 1 (a) (i) Fig shows the symbol for a circuit component. Fig Name this component. ... [1]

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

Thursday 5 June 2014 Afternoon

Transcription:

AS ELECTRONICS ELEC INTRODUCTORY ELECTRONICS Mark scheme June 06 Version:.0 Final

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Mark schemes are prepared by the Lead Assessment Writer and considered, together with the relevant questions, by a panel of subject teachers. This mark scheme includes any amendments made at the standardisation events which all associates participate in and is the scheme which was used by them in this examination. The standardisation process ensures that the mark scheme covers the students responses to questions and that every associate understands and applies it in the same correct way. As preparation for standardisation each associate analyses a number of students scripts. Alternative answers not already covered by the mark scheme are discussed and legislated for. If, after the standardisation process, associates encounter unusual answers which have not been raised they are required to refer these to the Lead Assessment Writer. It must be stressed that a mark scheme is a working document, in many cases further developed and expanded on the basis of students reactions to a particular paper. Assumptions about future mark schemes on the basis of one year s document should be avoided; whilst the guiding principles of assessment remain constant, details will change, depending on the content of a particular examination paper. Further copies of this mark scheme are available from aqa.org.uk Copyright 06 AQA and its licensors. All rights reserved. AQA retains the copyright on all its publications. However, registered schools/colleges for AQA are permitted to copy material from this booklet for their own internal use, with the following important exception: AQA cannot give permission to schools/colleges to photocopy any material that is acknowledged to a third party even for internal use within the school/college.

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Question Part Subpart Answer Mark Comments/ Guidance (a) B A C D E F Q 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5 One mark per column (b) (i) E = A. B (b) (ii) F = A. B (b) (iii) Q = A B + AB / also accept A B Correct terms / OR gate (c) AND EXOR NOR NAND OR 3

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 load sensor comparator 3 input logic gate driver loudspeaker adjustable (a) voltage 7 reference slow astable audio frequency generator (b) (i) driver (b) (ii) adjustable voltage reference (b) (iii) comparator (also accept - audio frequency generator/slow astable) 4

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 3 (a) (i) Negative Temperature Coefficient. 3 (a) (ii) As the temperature increases, the resistance decreases or negative gradient. 3 (b) Thermistor (C) This thermistor gives the largest change in resistance over the stated temperature range 5

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 + 9V kω 0kΩ Green 3 (c) 0kΩ + Red 0V Complete detector voltage divider Complete reference voltage divider / correct resistor values / resistor range KΩ MΩ Correct connection to Op Amp inputs 3 3 (d) The real OP amp is likely to saturate above OV rail and below the 9V rail. Discussion as to how outputs from Op Amp affect the Red and Green LEDs given that they require.7v and.5v respectively to switch on. 6

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Question Part Subpart Answer Mark Comments/ Guidance 4 (a) (i) 7.5V 4 (a) (ii) 0mA V R O/ P 4 (b) 0V Correct circuit symbol Correct place Correct way around 7

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 4 (c) (i) Use of V= 6.9v I= 505mA Answer R = 3.66Ω 4 (c) (ii) 4 (c) (iii) 3 Ω (must include unit) Must be lower than calculated Ensures that Zener current is: not less than 5mA when delivering max load. Or is large enough to maintain Zener voltage. I = V/R = 6.9 = 0.53 A 3 P = I x V = 0.53 x 5. =.7W (accept.6w if calculated R used) 8

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Question Part Subpart Answer Mark Comments/ Guidance Resistor on input line Correct transistor symbol drawn in correct place 5 (a) (i) 9

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 A reverse bias diode drawn in parallel with the coil (Reverse diode across the collector emitter) 5 (a) (ii) 5 (a) (iii) 5 (b) Back emf (coil) when transistor is switched (off) could damage the transistor. Reverse bias diode used to tie high induced voltage to top rail of power supply. The relay coil needs I = V/R, I = V / 60Ω, I = 75mA But I c = Gain x I b hence 50 x 0.5mA =75mA so Gain must be at least 50 0

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Contact A Contact B Contact C Configuration NC COM NO SPST 5 (c) COM NC NO SPDT NC COM NO SPDT NO COM NC SPDT NO COM NC SPST 5 (d) MOSFET has a very high input resistance so won t demand current from previous stage Or Higher current gain Or lower power dissipation

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Question Part Subpart Answer Mark Comments/ Guidance 6 (a) C B A Q 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6 (b) The expression is constructed by using the lines of the truth table Q= where one line OR another is correct (OWTTE)

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 Q = A.B.C + A.B.C + A.B.C + A.B.C + A.B.C Q = B.C +B.C + A.B.C Q = C + A.B.C Q = C + A.B 3 marks for two reductions and identity OR Diagram 6 (c) C B A 0 0 0 0 0 Karnaugh map correctly completed groups correctly identified Terms correctly identified from groupings 3

MARK SCHEME AS ELECTRONICS ELEC JUNE 06 6 (d) (i) A B Q C correct AND gate / position Plus correct OR gate / position A B Q 6 (d) (ii) C AND gate implemented with NAND gates OR gate implemented with NAND gates (Allow simplified version) for marks 4